ARC 2010 - PDF Preprint Papers

ARC 2010 Reconfigurable Computing: Architectures

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ARC-2010 Paper

click to vote

ARC
2010
Springer

387views Hardware» more ARC 2010»

Optimising Memory Bandwidth Use for Matrix-Vector Multiplication in Iterative Methods

13 years 11 months ago

Download cas.ee.ic.ac.uk

Computing the solution to a system of linear equations is a fundamental problem in scientiﬁc computing, and its acceleration has drawn wide interest in the FPGA community [1–3]...

David Boland, George A. Constantinides

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	387	Optimising Memory Bandwidth Use for Matrix-Vector Multiplication in Iterative Methods	claim
2	189	3D Compaction: A Novel Blocking-Aware Algorithm for Online Hardware Task Scheduling and Placement on 2D Partially Reconfigurable Devices	claim
3	188	A Fused Hybrid Floating-Point and Fixed-Point Dot-Product for FPGAs	claim
4	186	Application-Specific Signatures for Transactional Memory in Soft Processors	claim
5	183	Integrated Design Environment for Reconfigurable HPC	claim
6	178	An Analysis of Delay Based PUF Implementations on FPGA	claim
7	177	An FPGA-Based Real-Time Event Sampler	claim
8	167	Systolic Algorithm Mapping for Coarse Grained Reconfigurable Array Architectures	claim
9	154	Perspectives on system identification	claim
10	145	Self-organizing logistics systems	claim
11	144	QUAD - A Memory Access Pattern Analyser	claim
12	138	Space and Time Sharing of Reconfigurable Hardware for Accelerated Parallel Processing	claim
13	128	Reconfigurable Polyphase Filter Bank Architecture for Spectrum Sensing	claim
14	126	Reconfigurable Communication Networks in a Parametric SIMD Parallel System on Chip	claim
15	120	Parametric Encryption Hardware Design	claim
16	117	Compensation of infinite-dimensional input dynamics	claim
17	115	A neurological view on reactive human stance control	claim
18	105	Lyapunov functionals and matrices	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers