ARITH 1995 - PDF Preprint Papers

ARITH 1995 IEEE Symposium on Computer Arithmetic

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ARITH-1995 Paper

click to vote

ARITH
1995
IEEE

127views Applied Computing» more ARITH 1995»

High Speed DCT/IDCT Using a Pipelined CORDIC Algorithm

13 years 8 months ago

Download www.acsel-lab.com

Feng Zhou, Peter Kornerup

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	127	High Speed DCT/IDCT Using a Pipelined CORDIC Algorithm	claim
2	94	O(n)-depth circuit algorithm for modular exponentiation	claim
3	92	Cascaded Implementation of an Iterative Inverse--Square--Root Algorithm, with Overflow Lookahead	claim
4	89	Exact Computation of a Sum or Difference with Applications to Argument Reduction	claim
5	84	The SNAP Project: Towards Sub-Nanosecond Arithmetic	claim
6	82	167 MHz Radix-8 Divide and Square Root Using Overlapped Radix-2 Stages	claim
7	80	A New VLSI Vector Arithmetic Coprocessor for the PC	claim
8	80	Analytic approach for error masking elimination in on-line multipliers	claim
9	80	Reducing the number of counters needed for integer multiplication	claim
10	77	Efficient Initial Approximation and Fast Converging Methods for Division and Square Root	claim
11	74	Semi-Logarithmic Number Systems	claim
12	74	High-speed double precision computation of nonlinear functions	claim
13	74	Sign detection and comparison networks with a small number of transitions	claim
14	74	An Area/Performance Comparison of Subtractive and Multiplicative Divide/Square Root Implementations	claim
15	68	Redundant CORDIC Rotator Based on Parallel Prediction	claim
16	68	A GaAs IEEE Floating Point Standard Single Precision Multiplier	claim
17	65	Very-high radix combined division and square root with prescaling and selection by rounding	claim
18	63	Hardware Design and Arithmetic Algorithms for a Variable-Precision, Interval Arithmetic Coprocessor	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers