ASAP 2008 - PDF Preprint Papers

ASAP 2008 Architectures and Processors Application-Specific Systems

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ASAP-2008 Paper

click to vote

ASAP
2008
IEEE

199views Hardware» more ASAP 2008»

An efficient method for evaluating polynomial and rational function approximations

13 years 6 months ago

Download arith.cs.ucla.edu

In this paper we extend the domain of applicability of the E-method [7, 8], as a hardware-oriented method for evaluating elementary functions using polynomial and rational functio...

Nicolas Brisebarre, Sylvain Chevillard, Milos D. E...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	199	An efficient method for evaluating polynomial and rational function approximations	claim
2	186	Accelerating Nussinov RNA secondary structure prediction with systolic arrays on FPGAs	claim
3	182	Low-cost implementations of NTRU for pervasive security	claim
4	167	Extending the SIMPPL SoC architectural framework to support application-specific architectures on multi-FPGA platforms	claim
5	161	Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards	claim
6	146	A multi-FPGA application-specific architecture for accelerating a floating point Fourier Integral Operator	claim
7	145	An MPSoC architecture for the Multiple Target Tracking application in driver assistant system	claim
8	142	Managing multi-core soft-error reliability through utility-driven cross domain optimization	claim
9	135	On the high-throughput implementation of RIPEMD-160 hash algorithm	claim
10	128	Low discrepancy sequences for Monte Carlo simulations on reconfigurable platforms	claim
11	120	Lightweight DMA management mechanisms for multiprocessors on FPGA	claim
12	119	An FPGA architecture for CABAC decoding in manycore systems	claim
13	118	Bit matrix multiplication in commodity processors	claim
14	117	Reconfigurable acceleration of microphone array algorithms for speech enhancement	claim
15	110	Design space exploration of a cooperative MIMO receiver for reconfigurable architectures	claim
16	105	Fast custom instruction identification by convex subgraph enumeration	claim
17	96	Integer and floating-point constant multipliers for FPGAs	claim
18	93	Memory copies in multi-level memory systems	claim
19	82	Run-time thread sorting to expose data-level parallelism	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers