Sciweavers

Share
DAC   2011 Design Automation Conference
Wall of Fame | Most Viewed DAC-2011 Paper
DAC
2011
ACM
7 years 10 months ago
Fault-tolerant 3D clock network
Clock tree synthesis is one of the most important and challenging problems in 3D ICs. The clock signals have to be delivered by through-silicon vias (TSVs) to different tiers with...
Chiao-Ling Lung, Yu-Shih Su, Shih-Hsiu Huang, Yiyu...
Disclaimer and Copyright Notice
Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.
IdReadViewsTitleStatus
1Download preprint from source284
2Download preprint from source282
3Download preprint from source275
4Download preprint from source262
5Download preprint from source250
6Download preprint from source233
7Download preprint from source215
8Download preprint from source214
9Download preprint from source204
10Download preprint from source200
11Download preprint from source198
12Download preprint from source193
13Download preprint from source192
14Download preprint from source187
15Download preprint from source186
16Download preprint from source182
17Download preprint from source179
18Download preprint from source179
19Download preprint from source176
20Download preprint from source175
21Download preprint from source172
22Download preprint from source166
23Download preprint from source162
24Download preprint from source159
25Download preprint from source159
26Download preprint from source153
27Download preprint from source150
28Download preprint from source150
29Download preprint from source149
30Download preprint from source147
books