DAC 2011 - PDF Preprint Papers

DAC 2011 Design Automation Conference

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed DAC-2011 Paper

click to vote

DAC
2011
ACM

37views Computer Architecture» more DAC 2011»

Efficient incremental analysis of on-chip power grid via sparse approximation

5 months 4 days ago

Download www.ece.cmu.edu

In this paper, a new sparse approximation technique is proposed for incremental power grid analysis. Our proposed method is motivated by the observation that when a power grid net...

Pei Sun, Xin Li, Ming Yuan Ting

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status
1	37	Efficient incremental analysis of on-chip power grid via sparse approximation	claim
2	35	EFFEX: an embedded processor for computer vision based feature extraction	claim
3	35	Fault-tolerant 3D clock network	claim
4	34	Characterizing within-die and die-to-die delay variations introduced by process variations and SOI history effect	claim
5	32	Rethinking memory redundancy: optimal bit cell repair for maximum-information storage	claim
6	30	Thermal-aware cell and through-silicon-via co-placement for 3D ICs	claim
7	29	DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips	claim
8	29	Process-level virtualization for runtime adaptation of embedded software	claim
9	29	Fast non-monte-carlo transient noise analysis for high-precision analog/RF circuits by stochastic orthogonal polynomials	claim
10	29	Enabling system-level modeling of variation-induced faults in networks-on-chips	claim
11	28	Supervised design space exploration by compositional approximation of Pareto sets	claim
12	27	Plugging versus logging: a new approach to write buffer management for solid-state disks	claim
13	27	Image quality aware metrics for performance specification of ADC array in 3D CMOS imagers	claim
14	27	Single-molecule electronic detection using nanoscale field-effect devices	claim
15	26	Throughput maximization for periodic real-time systems under the maximal temperature constraint	claim
16	26	Extracting behavior and dynamically generated hierarchy from SystemC models	claim
17	26	Implicit permutation enumeration networks and binary decision diagrams reordering	claim
18	25	AENEID: a generic lithography-friendly detailed router based on post-RET data learning and hotspot detection	claim
19	25	Enforcing architectural contracts in high-level synthesis	claim
20	24	TPM-SIM: a framework for performance evaluation of trusted platform modules	claim
21	24	ChronOS Linux: a best-effort real-time multiprocessor Linux kernel	claim
22	23	TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC	claim
23	23	Generalized reliability-oriented energy management for real-time embedded applications	claim
24	23	Litmus tests for comparing memory consistency models: how long do they need to be?	claim
25	22	Non-uniform micro-channel design for stacked 3D-ICs	claim
26	21	Understanding the impact of power loss on flash memory	claim
27	20	Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC	claim
28	20	Synchronous sequential computation with molecular reactions	claim
29	19	Customer-aware task allocation and scheduling for multi-mode MPSoCs	claim
30	17	Modeling adaptive streaming applications with parameterized polyhedral process networks	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers