DATE 2009 - PDF Preprint Papers

DATE 2009 Automation and Test in Europe Conference and Exhibition Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed DATE-2009 Paper

click to vote

DATE
2009
IEEE

249views Hardware» more DATE 2009»

White box performance analysis considering static non-preemptive software scheduling

13 years 11 months ago

Download www.date-conference.com

—In this paper, a novel approach for integrating static non-preemptive software scheduling in formal bottom-up performance evaluation of embedded system models is described. The ...

Alexander Viehl, Michael Pressler, Oliver Bringman...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	249	White box performance analysis considering static non-preemptive software scheduling	claim
2	248	KAST: K-associative sector translation for NAND flash memory in real-time systems	claim
3	244	Contactless testing: Possibility or pipe-dream?	claim
4	242	A high performance reconfigurable Motion Estimation hardware architecture	claim
5	229	Health-care electronics The market, the challenges, the progress	claim
6	215	EMC-aware design on a microcontroller for automotive applications	claim
7	209	A graph grammar based approach to automated multi-objective analog circuit design	claim
8	202	Design as you see FIT: System-level soft error analysis of sequential circuits	claim
9	194	A UML frontend for IP-XACT-based IP management	claim
10	189	CUFFS: An instruction count based architectural framework for security of MPSoCs	claim
11	183	SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips	claim
12	180	FSAF: File system aware flash translation layer for NAND Flash Memories	claim
13	178	Correct-by-construction generation of device drivers based on RTL testbenches	claim
14	178	ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration	claim
15	176	Single ended 6T SRAM with isolated read-port for low-power embedded systems	claim
16	176	Automated synthesis of streaming C applications to process networks in hardware	claim
17	172	On bounding response times under software transactional memory in distributed multiprocessor real-time systems	claim
18	171	Energy-efficient spatially-adaptive clustering and routing in wireless sensor networks	claim
19	171	Automatic generation of streaming datapaths for arbitrary fixed permutations	claim
20	171	Physically clustered forward body biasing for variability compensation in nanometer CMOS design	claim
21	170	A novel LDPC decoder for DVB-S2 IP	claim
22	168	Selective state retention design using symbolic simulation	claim
23	167	Analyzing the impact of process variations on parametric measurements: Novel models and applications
24	163	Fixed points for multi-cycle path detection	claim
25	163	Analysis and optimization of fault-tolerant embedded systems with hardened processors	claim
26	162	Aelite: A flit-synchronous Network on Chip with composable and predictable services	claim
27	161	Co-design of signal, power, and thermal distribution networks for 3D ICs	claim
28	159	Design and implementation of a database filter for BLAST acceleration	claim
29	156	Implementation of a reduced-lattice MIMO detector for OFDM Systems	claim
30	156	A case for multi-channel memories in video recording	claim
31	155	Using non-volatile memory to save energy in servers	claim
32	155	Dynamic thermal management in 3D multicore architectures	claim
33	155	Automatically mapping applications to a self-reconfiguring platform	claim
34	154	Reliability aware through silicon via planning for 3D stacked ICs	claim
35	153	TRAM: A tool for Temperature and Reliability Aware Memory Design	claim
36	151	Combined system synthesis and communication architecture exploration for MPSoCs	claim
37	151	pTest: An adaptive testing tool for concurrent software on embedded multicore processors	claim
38	150	A co-design approach for embedded system modeling and code generation with UML and MARTE	claim
39	150	A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs	claim
40	149	High level H.264/AVC video encoder parallelization for multiprocessor implementation	claim
41	149	An ILP formulation for task mapping and scheduling on multi-core architectures	claim
42	148	A new design-for-test technique for SRAM core-cell stability faults	claim
43	148	Visual quality analysis for dynamic backlight scaling in LCD systems	claim
44	147	Computation of IP3 using single-tone moments analysis	claim
45	147	Decoupling capacitor planning with analytical delay model on RLC power grid	claim
46	146	System-level power/performance evaluation of 3D stacked DRAMs for mobile applications	claim
47	146	Heterogeneous multi-core platform for consumer multimedia applications	claim
48	145	Joint logic restructuring and pin reordering against NBTI-induced performance degradation	claim
49	144	Accelerating FPGA-based emulation of quasi-cyclic LDPC codes with vector processing	claim
50	143	Dimensioning heterogeneous MPSoCs via parallelism analysis	claim
51	143	Time and memory tradeoffs in the implementation of AUTOSAR components	claim
52	141	How to speed-up your NLFSR-based stream cipher	claim
53	141	Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis	claim
54	141	Evaluation on FPGA of triple rail logic robustness against DPA and DEMA	claim
55	140	Lifetime reliability-aware task allocation and scheduling for MPSoC platforms	claim
56	140	Imperfection-immune VLSI logic circuits using Carbon Nanotube Field Effect Transistors	claim
57	140	Cross-contamination avoidance for droplet routing in digital microfluidic biochips	claim
58	139	Reliable mode changes in real-time systems with fixed priority or EDF scheduling	claim
59	139	Cross-architectural design space exploration tool for reconfigurable processors	claim
60	139	Enhanced design of filterless class-D audio amplifier	claim
61	139	A flexible layered architecture for accurate digital baseband algorithm development and verification	claim
62	138	Semiformal verification of temporal properties in automotive hardware dependent software	claim
63	138	A novel self-healing methodology for RF Amplifier circuits based on oscillation principles	claim
64	138	Scalable Adaptive Scan (SAS)	claim
65	138	Hardware/software co-design architecture for thermal management of chip multiprocessors	claim
66	138	Cache aware compression for processor debug support	claim
67	138	An approximation scheme for energy-efficient scheduling of real-time tasks in heterogeneous multiprocessor systems	claim
68	137	aEqualized: A novel routing algorithm for the Spidergon Network On Chip	claim
69	137	A self-adaptive system architecture to address transistor aging	claim
70	137	Componentizing hardware/software interface design	claim
71	137	Adaptive prefetching for shared cache based chip multiprocessors	claim
72	136	A novel approach to entirely integrate Virtual Test into test development flow	claim
73	136	A file-system-aware FTL design for flash-memory storage systems	claim
74	136	Reconfigurable circuit design with nanomaterials	claim
75	135	Gate replacement techniques for simultaneous leakage and aging optimization	claim
76	135	System-level hardware-based protection of memories against soft-errors	claim
77	135	Heterogeneous coarse-grained processing elements: A template architecture for embedded processing acceleration	claim
78	134	Massively multi-topology sizing of analog integrated circuits	claim
79	134	Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures	claim
80	134	A diagnosis algorithm for extreme space compaction	claim
81	133	Pipelined data parallel task mapping/scheduling technique for MPSoC	claim
82	133	Energy efficient multiprocessor task scheduling under input-dependent variation	claim
83	133	Architectural support for low overhead detection of memory violations	claim
84	133	SecBus: Operating System controlled hierarchical page-based memory bus protection	claim
85	133	GCS: High-performance gate-level simulation with GPGPUs	claim
86	132	Power and performance of read-write aware Hybrid Caches with non-volatile memories	claim
87	132	An efficent dynamic multicast routing protocol for distributing traffic in NOCs	claim
88	131	Communication minimization for in-network processing in body sensor networks: A buffer assignment technique	claim
89	131	Process Variation Aware SRAM/Cache for aggressive voltage-frequency scaling	claim
90	131	An event-guided approach to reducing voltage noise in processors	claim
91	131	Optimizations of an application-level protocol for enhanced dependability in FlexRay	claim
92	130	An accurate interconnect thermal model using equivalent transmission line circuit	claim
93	130	Evaluating UML2 modeling of IP-XACT objects for automatic MP-SoC integration onto FPGA	claim
94	129	Energy minimization for real-time systems with non-convex and discrete operation modes	claim
95	129	Distributed peak power management for many-core architectures	claim
96	129	Exploring parallelizations of applications for MPSoC platforms using MPA	claim
97	129	An automated flow for integrating hardware IP into the automotive systems engineering process	claim
98	129	Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits	claim
99	129	Multi-domain clock skew scheduling-aware register placement to optimize clock distribution network	claim
100	128	Temperature-aware scheduler based on thermal behavior grouping in multicore systems	claim
101	128	A case study in distributed deployment of embedded software for camera networks	claim
102	128	Configurable links for runtime adaptive on-chip communication	claim
103	127	Process variation aware thread mapping for Chip Multiprocessors	claim
104	127	Sequential logic synthesis using symbolic bi-decomposition	claim
105	126	Integrated scheduling and synthesis of control applications on distributed embedded systems	claim
106	126	Separate compilation and execution of imperative synchronous modules	claim
107	126	Fast and accurate protocol specific bus modeling using TLM 2.0	claim
108	126	On hierarchical statistical static timing analysis	claim
109	125	Group-caching for NoC based multicore cache coherent systems	claim
110	125	Finite precision processing in wireless applications	claim
111	125	HLS-l: High-level synthesis of high performance latch-based circuits	claim
112	125	On linewidth-based yield analysis for nanometer lithography	claim
113	124	Design and implementation of scalable, transparent threads for multi-core media processor	claim
114	123	Shock immunity enhancement via resonance damping in gyroscopes for automotive applications	claim
115	123	On decomposing Boolean functions via extended cofactoring	claim
116	123	Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis	claim
117	122	A MILP-based approach to path sensitization of embedded software	claim
118	122	A hybrid packet-circuit switched on-chip network based on SDM	claim
119	122	Analysis and optimization of NBTI induced clock skew in gated clock trees	claim
120	122	A highly resilient routing algorithm for fault-tolerant NoCs	claim
121	122	Co-simulation based platform for wireless protocols design explorations	claim
122	122	Model-based synthesis and optimization of static multi-rate image processing algorithms	claim
123	122	MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues	claim
124	121	Remote measurement of local oscillator drifts in FlexRay networks	claim
125	120	Towards a formal semantics for the AADL behavior annex	claim
126	120	Overcoming limitations of the SystemC data introspection	claim
127	120	Optimizing data flow graphs to minimize hardware implementation	claim
128	119	On-chip communication architecture exploration for processor-pool-based MPSoC	claim
129	119	Bitstream relocation with local clock domains for partially reconfigurable FPGAs	claim
130	119	Performance optimal speed control of multi-core processors under thermal constraints	claim
131	119	Improved worst-case response-time calculations by upper-bound conditions	claim
132	119	Statistical fault injection: Quantified error and confidence	claim
133	119	Predictive models for multimedia applications power consumption based on use-case and OS level analysis	claim
134	118	Variable-latency design by function speculation	claim
135	118	Limiting the number of dirty cache lines	claim
136	118	Gate sizing for large cell-based designs	claim
137	118	Variation resilient adaptive controller for subthreshold circuits	claim
138	117	An architecture for secure software defined radio	claim
139	117	Using dynamic compilation for continuing execution under reduced memory availability	claim
140	116	An MDE methodology for the development of high-integrity real-time systems	claim
141	116	A high-level debug environment for communication-centric debug	claim
142	116	Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints	claim
143	115	Toward a runtime system for reconfigurable computers: A virtualization approach	claim
144	115	Automated data analysis solutions to silicon debug	claim
145	115	Response-time analysis of arbitrarily activated tasks in multiprocessor systems with shared resources	claim
146	115	Customizing IP cores for system-on-chip designs using extensive external don't-cares	claim
147	115	Making DNA self-assembly error-proof: Attaining small growth error rates through embedded information redundancy	claim
148	114	Hardware aging-based software metering	claim
149	114	Formal approaches to analog circuit verification	claim
150	114	Integration of an advanced emergency call subsystem into a car-gateway platform	claim
151	113	New simulation methodology of 3D surface roughness loss for interconnects modeling	claim
152	113	Algorithms for the automatic extension of an instruction-set	claim
153	113	Priority based forced requeue to reduce worst-case latencies for bursty traffic	claim
154	113	Exploiting structure in an AIG based QBF solver	claim
155	113	Scalable compile-time scheduler for multi-core architectures	claim
156	113	MPSoCs run-time monitoring through Networks-on-Chip	claim
157	113	Incorporating graceful degradation into embedded system design	claim
158	113	System-level process variability analysis and mitigation for 3D MPSoCs	claim
159	112	Finite Precision bit-width allocation using SAT-Modulo Theory	claim
160	112	Test exploration and validation using transaction level models	claim
161	112	Algebraic techniques to enhance common sub-expression elimination for polynomial system synthesis	claim
162	112	Package routability- and IR-drop-aware finger/pad assignment in chip-package co-design	claim
163	111	Enabling concurrent clock and power gating in an industrial design flow	claim
164	111	Increased accuracy through noise injection in abstract RTOS simulation	claim
165	110	Trace signal selection for visibility enhancement in post-silicon validation	claim
166	110	Partition-based exploration for reconfigurable JPEG designs	claim
167	110	Analog layout synthesis - Recent advances in topological approaches	claim
168	110	Error correction in single-hop wireless sensor networks - A case study	claim
169	110	Light NUCA: A proposal for bridging the inter-cache latency gap	claim
170	109	Improving yield and reliability of chip multiprocessors	claim
171	109	A design methodology for fully reconfigurable Delta-Sigma data converters	claim
172	109	The influence of real-time constraints on the design of FlexRay-based systems	claim
173	108	On the efficient reduction of complete EM based parametric models	claim
174	107	User-centric design space exploration for heterogeneous Network-on-Chip platforms	claim
175	107	Learning early-stage platform dimensioning from late-stage timing verification	claim
176	107	Sequential logic rectifications with approximate SPFDs	claim
177	106	Optimal sizing of configurable devices to reduce variability in integrated circuits	claim
178	106	A low-power ASIP for IEEE 802.15.4a ultra-wideband impulse radio baseband processing	claim
179	106	Debugging of Toffoli networks	claim
180	106	Generation of compact test sets with high defect coverage	claim
181	105	Enrichment of limited training sets in machine-learning-based analog/RF test	claim
182	105	UMTS MPSoC design evaluation using a system level design framework	claim
183	105	Exploiting narrow-width values for thermal-aware register file designs	claim
184	104	Programming MPSoC platforms: Road works ahead!	claim
185	103	Masking timing errors on speed-paths in logic circuits	claim
186	103	A set-based mapping strategy for flash-memory reliability enhancement	claim
187	103	Fault-tolerant average execution time optimization for general-purpose multi-processor system-on-chips	claim
188	102	Register placement for high-performance circuits	claim
189	102	An automated design flow for vibration-based energy harvester systems	claim
190	102	Online adaptation policy design for grid sensor networks with reconfigurable embedded nodes	claim
191	101	A monitor interconnect and support subsystem for multicore processors	claim
192	101	Static analysis to mitigate soft errors in register files	claim
193	101	Flow regulation for on-chip communication	claim
194	101	Speeding up model checking by exploiting explicit and hidden verification constraints	claim
195	100	A formal approach for specification-driven AMS behavioral model generation	claim
196	100	Increasing the accuracy of SAT-based debugging	claim
197	99	Detecting errors using multi-cycle invariance information	claim
198	98	A real-time application design methodology for MPSoCs	claim
199	98	Test architecture design and optimization for three-dimensional SoCs	claim
200	98	Dynamic and distributed frequency assignment for energy and latency constrained MP-SoC	claim
201	97	Mode-based reconfiguration of critical software component architectures	claim
202	97	A flexible floating-point wavelet transform and wavelet packet processor	claim
203	96	Efficient OpenMP support and extensions for MPSoCs with explicitly managed memory hierarchy	claim
204	95	Machine learning-based volume diagnosis	claim
205	95	Minimization of NBTI performance degradation using internal node control	claim
206	95	An efficient path-oriented bitvector encoding width computation algorithm for bit-precise verification	claim
207	94	Selection of a fault model for fault diagnosis based on unique responses	claim
208	94	Functional qualification of TLM verification	claim
209	94	Improving compressed test pattern generation for multiple scan chain failure diagnosis	claim
210	93	Test cost reduction for multiple-voltage designs with bridge defects through Gate-Sizing	claim
211	93	DPR in high energy physics	claim
212	93	Scalable liveness checking via property-preserving transformations	claim
213	93	Networked embedded system applications design driven by an abstract middleware environment	claim
214	92	Using randomization to cope with circuit uncertainty	claim
215	92	Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability	claim
216	92	Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing	claim
217	92	Strengthening properties using abstraction refinement	claim
218	92	WCRT algebra and interfaces for esterel-style synchronous processing	claim
219	91	A unified online Fault Detection scheme via checking of Stability Violation	claim
220	91	A physical-location-aware X-filling method for IR-drop reduction in at-speed scan test	claim
221	91	Optimizing the HW/SW boundary of an ECC SoC design using control hierarchy and distributed storage	claim
222	90	Property analysis and design understanding	claim
223	90	A scalable method for the generation of small test sets	claim
224	89	OSSS+R: A framework for application level modelling and synthesis of reconfigurable systems	claim
225	89	Robust non-preemptive hard real-time scheduling for clustered multicore platforms	claim
226	89	Exploiting clock skew scheduling for FPGA	claim
227	88	Latency criticality aware on-chip communication	claim
228	88	Rewiring using IRredundancy Removal and Addition	claim
229	88	Multi-core for mobile phones	claim
230	88	Program phase and runtime distribution-aware online DVFS for combined Vdd/Vbb scaling	claim
231	88	A generic framework for scan capture power reduction in fixed-length symbol-based test compression environment	claim
232	87	Multi-clock Soc design using protocol conversion	claim
233	87	Efficient compression and handling of current source model library waveforms	claim
234	87	Runtime reconfiguration of custom instructions for real-time embedded systems	claim
235	86	A link arbitration scheme for quality of service in a latency-optimized network-on-chip	claim
236	86	A formal approach to design space exploration of protocol converters	claim
237	86	An efficient decoupling capacitance optimization using piecewise polynomial models	claim
238	86	A power-efficient migration mechanism for D-NUCA caches	claim
239	85	Faster SAT solving with better CNF generation	claim
240	85	SCORES: A scalable and parametric streams-based communication architecture for modular reconfigurable systems	claim
241	83	Performance-driven dual-rail insertion for chip-level pre-fabricated design	claim
242	83	Design optimizations to improve placeability of partial reconfiguration modules	claim
243	81	ReSim, a trace-driven, reconfigurable ILP processor simulator	claim
244	80	Synthesis of low-overhead configurable source routing tables for network interfaces	claim
245	79	Solver technology for system-level to RTL equivalence checking	claim
246	79	Generating the trace qualification configuration for MCDS from a high level language	claim
247	78	QC-Fill: An X-Fill method for quick-and-cool scan test	claim
248	77	A generalized scheduling approach for dynamic dataflow applications	claim
249	77	Efficient reliability simulation of analog ICs including variability and time-varying stress	claim
250	77	On the relationship between stuck-at fault coverage and transition fault coverage	claim
251	76	Mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture	claim
252	76	LFSR-based test-data compression with self-stoppable seeds	claim
253	73	A study of the Single Event Effects impact on functional mapping within Flash-based FPGAs	claim
254	73	Priority-based packet communication on a bus-shaped structure for FPGA-systems	claim
255	72	SC-DEVS: An efficient SystemC extension for the DEVS model of computation	claim
256	71	A MEMS reconfigurable quad-band Class-E Power Amplifier for GSM standard	claim
257	64	Speculative reduction-based scalable redundancy identification	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers