DFT 2006 - PDF Preprint Papers

DFT 2006 IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed DFT-2006 Paper

click to vote

DFT
2006
IEEE

203views VLSI» more DFT 2006»

Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead

13 years 10 months ago

Download www.aei.tuke.sk

This paper describes a methodology of creating a built-in diagnostic system of a System on Chip and experimental results of the system application on the AT94K FPSLIC with cores d...

Ondrej Novák, Zdenek Plíva, Jiri Jen...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	203	Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead	claim
2	148	Bilateral Testing of Nano-scale Fault-tolerant Circuits	claim
3	143	Defect Tolerant and Energy Economized DSP Plane of a 3-D Heterogeneous SoC	claim
4	130	Off-Chip Control Flow Checking of On-Chip Processor-Cache Instruction Stream	claim
5	125	Synthesis of Efficient Linear Test Pattern Generators	claim
6	122	Efficient and Robust Delay-Insensitive QCA (Quantum-Dot Cellular Automata) Design	claim
7	120	On-Line Mapping of In-Field Defects in Image Sensor Arrays	claim
8	105	Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving	claim
9	99	Error Tolerance of DNA Self-Assembly by Monomer Concentration Control	claim
10	92	Low-Cost Hardening of Image Processing Applications Against Soft Errors	claim
11	85	Inherited Redundancy and Configurability Utilization for Repairing Nanowire Crossbars with Clustered Defects	claim
12	82	VLSI Implementation of a Fault-Tolerant Distributed Clock Generation	claim
13	77	Fault Tolerant Active Pixel Sensors in 0.18 and 0.35 Micron Technologies	claim
14	74	Recovery Mechanisms for Dual Core Architectures	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers