FDL 2007 - PDF Preprint Papers

FDL 2007 Forum on specification and Design Languages

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed FDL-2007 Paper

click to vote

FDL
2007
IEEE

167views Natural Language Processing» more FDL 2007»

Modelling Alternatives for Cycle Approximate Bus TLMs

13 years 11 months ago

Download www.iti.uni-stuttgart.de

Transaction level models (TLMs) can be constructed at t levels of abstraction, denoted as untimed (UT), cycle-approximate (CX), and cycle accurate (CA) in this paper. The choice o...

Martin Radetzki, Rauf Salimi Khaligh

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	167	Modelling Alternatives for Cycle Approximate Bus TLMs	claim
2	165	Automatic High Level Assertion Generation and Synthesis for Embedded System Design	claim
3	163	A Domain Specific Language for Cryptography	claim
4	158	Towards Assertion Based Verification of Analog and Mixed Signal Designs Using PSL	claim
5	152	Transaction Level Modelling: A reflection on what TLM is and how TLMs may be classified	claim
6	149	A Case-Study in Property-Based Synthesis: Generating a Cache Controller from a Property-Set	claim
7	146	APDL: A Processor Description Language For Design Space Exploration of Embedded Processors	claim
8	138	A Metamodeling based Framework for Architectural Modeling and Simulator Generation	claim
9	124	Measuring the Quality of a SystemC Testbench by using Code Coverage Techniques	claim
10	119	An Extension to VHDL-AMS for AMS Systems with Partial Differential Equations	claim
11	115	An Integrated SystemC Debugging Environment	claim
12	108	Modeling of immediate vs. delayed data communications: from AADL to UML Marte	claim
13	106	Mapping Actor-Oriented Models to TLM Architectures	claim
14	104	How Different are Esterel and SystemC?	claim
15	104	Time Modeling in MARTE	claim
16	104	Transactor-based Formal Verification of Real-time Embedded Systems	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers