FPGA 2000 - PDF Preprint Papers

FPGA 2000 International ACM Symposium on Field-Programmable Gate Arrays

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed FPGA-2000 Paper

click to vote

FPGA
2000
ACM

479views FPGA» more FPGA 2000»

Implementing a RAKE receiver for wireless communications on an FPGA-based computer system

13 years 8 months ago

Download www.cecs.uci.edu

RAKE receivers are widely used in the wireless communications industry. Currently, custom VLSI is the most popular implementation. Programmable and reconfigurable logic implementa...

Ali M. Shankiti, Miriam Leeser

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	479	Implementing a RAKE receiver for wireless communications on an FPGA-based computer system	claim
2	177	Automatic generation of FPGA routing architectures from high-level descriptions	claim
3	175	An FPGA implementation and performance evaluation of the Serpent block cipher	claim
4	168	A benchmark suite for evaluating configurable computing systems--status, reflections, and future directions	claim
5	161	The effect of LUT and cluster size on deep-submicron FPGA performance and density	claim
6	150	Programmable memory blocks supporting content-addressable memory	claim
7	145	A C compiler for a processor with a reconfigurable functional unit	claim
8	141	Tolerating operational faults in cluster-based FPGAs	claim
9	128	Factoring large numbers with programmable hardware	claim
10	125	Technology mapping for k/m-macrocell based FPGAs	claim
11	122	A reconfigurable multi-function computing cache architecture	claim
12	120	A novel high throughput reconfigurable FPGA architecture	claim
13	119	Timing-driven placement for FPGAs	claim
14	114	Synthesis for FPGAs with embedded memory blocks	claim
15	114	Generating highly-routable sparse crossbars for PLDs	claim
16	109	Heterogeneous technology mapping for FPGAs with dual-port embedded memory arrays	claim
17	98	Field programmable port extender (FPX) for distributed routing and queuing	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers