FPL 2001 - PDF Preprint Papers

FPL 2001 International Conference on Field Programmable Logic and Applications

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed FPL-2001 Paper

click to vote

FPL
2001
Springer

142views Hardware» more FPL 2001»

Gigahertz Reconfigurable Computing Using SiGe HBT BiCMOS FPGAs

13 years 8 months ago

Download www.ecse.rpi.edu

Field programmable gate arrays (FPGAs) are flexible programmable devices that are used in a wide variety of applications such as network routing, signal processing, pattern recogni...

Bryan S. Goda, Russell P. Kraft, Steven R. Carloug...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	142	Gigahertz Reconfigurable Computing Using SiGe HBT BiCMOS FPGAs	claim
2	136	Building Asynchronous Circuits with JBits	claim
3	130	FPGA-Based Fault Injection Techniques for Fast Evaluation of Fault Tolerance in VLSI Circuits	claim
4	123	Compilation Increasing the Scheduling Scope for Multi-memory-FPGA-Based Custom Computing Machines	claim
5	115	Placing, Routing, and Editing Virtual FPGAs	claim
6	107	Gambit: A Tool for the Simultaneous Placement and Detailed Routing of Gate-Arrays	claim
7	102	Technology Trends and Adaptive Computing	claim
8	102	A Generic Library for Adaptive Computing Environments	claim
9	101	An FPGA-Based Syntactic Parser for Real-Life Almost Unrestricted Context-Free Grammars	claim
10	96	System Level Tools for DSP in FPGAs	claim
11	92	Secure Configuration of Field Programmable Gate Arrays	claim
12	92	Evaluation of an FPGA Implementation of the Discrete Element Method	claim
13	90	Implementing a Hidden Markov Model Speech Recognition System in Programmable Logic	claim
14	88	FPGA-Based Discrete Wavelet Transforms System	claim
15	87	Parameterized Function Evaluation for FPGAs	claim
16	84	Rapid Construction of Partial Configuration Datastreams from High-Level Constructs Using JBits	claim
17	78	Run-Time Performance Optimization of an FPGA-Based Deduction Engine for SAT Solvers	claim
18	77	Implementation of (Normalised) RLS Lattice on Virtex	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers