GLVLSI 1998 - PDF Preprint Papers

GLVLSI 1998 Great Lakes Symposium on VLSI

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed GLVLSI-1998 Paper

click to vote

GLVLSI
1998
IEEE

269views VLSI» more GLVLSI 1998»

An Efficient Residue to Weighted Converter for a New Residue Number System

13 years 8 months ago

Download www.cecs.uci.edu

Alexander Skavantzos

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	269	An Efficient Residue to Weighted Converter for a New Residue Number System	claim
2	198	Artificial Neural Network Electronic Nose for Volatile Organic Compounds	claim
3	169	On the Characterization of Multi-Point Nets in Electronic Designs	claim
4	147	Stability of a Continuous-Time State Variable Filter with OP-AMP and OTA-C Integrators	claim
5	146	600 MHz Digitally Controlled BiCMOS Oscillator (DCO) for VLSI Signal Processing & Communication Applications	claim
6	135	The Chinese Abacus Method: Can We Use It for Digital Arithmetic?	claim
7	134	Low-Power Design of Finite Field Multipliers for Wireless Applications	claim
8	132	IDD Waveforms Analysis for Testing of Domino and Low Voltage Static CMOS Circuits	claim
9	130	Design Issues of LC Tuned Oscillators for Integrated Transceivers	claim
10	129	Stochastic Evolution Algorithm For Technology Mapping	claim
11	129	Tabu Search Based Circuit Optimization	claim
12	128	A Storage Structure for Graph-Oriented Databases Using an Array of Element Types	claim
13	127	A Novel 1.5-V Cmos Mixer	claim
14	127	A Bootstrapped NMOS Charge Recovery Logic	claim
15	124	Non-Refreshing Analog Neural Storage Tailored for On-Chip Learning	claim
16	124	A VLSI High-Performance Encoder with Priority Lookahead	claim
17	122	Reducing Power Consumption of Dedicated Processors Through Instruction Set Encoding	claim
18	122	Sharing Electronic Design Data Via Semantic Spaces	claim
19	121	Mutually Disjoint Signals and Probability Calculation in Digital Circuits	claim
20	121	An Architecture of Full-Search Block Matching for Minimum Memory Bandwidth Requirement	claim
21	119	Dynamic and Short-Circuit Power of CMOS Gates Driving Lossless Transmission Lines	claim
22	119	A Methodology for High Level Power Estimation and Exploration	claim
23	119	A Combined Interval and Floating Point Multiplier	claim
24	118	Maximum Current Estimation in Programmable Logic Arrays	claim
25	118	Design of Clock Distribution Networks in Presence of Process Variations	claim
26	118	RCRS: A Framework for Loop Scheduling with Limited Number of Registers	claim
27	114	The Design of Residue Number System Arithmetic Units for A VLSI Adaptive Equalizer	claim
28	109	Standard Data Representations for VLSI Algorithm Development	claim
29	109	A Quantitative Study of the Benefits of Area-I/O in FPGAs	claim
30	108	A VLSI Self-Compacting Buffer for DAMQ Communication Switches	claim
31	107	VHDL Testability Analysis Based on Fault Clustering and Implicit Fault Injection	claim
32	107	MDG-based Verification by Retiming and Combinational Transformations	claim
33	106	Test Compaction for Synchronous Sequential Circuits by Test Sequence Recycling	claim
34	105	Modeling of Shift Register-based ATM Switch	claim
35	104	HOOVER: Hardware Object-Oriented Verification	claim
36	103	Low Power Driven Scheduling and Binding	claim
37	102	Development of a CMOS Cell Library for RF Wireless and Telecommunications Applications	claim
38	101	How to Transform an Architectural Synthesis Tool for Low Power VLSI Designs	claim
39	101	A New Full Adder Cell for Low-Power Applications	claim
40	99	A Self Timed Asynchronous Router for an Heterogeneous Parallel Machine	claim
41	96	A Dictionary Machine Emulation on a VLSI Computing Tree System	claim
42	94	Effective Capacitance Macro-Modelling for Architectural-Level Power Estimation	claim
43	93	Identifying High-Level Components in Combinational Circuits	claim
44	84	Practical Approaches to the Automatic Verification of an ATM Switch Fabric Using VIS	claim
45	83	A Design-for-Testability Technique for Detecting Delay Faults in Logic Circuits	claim
46	77	Power Reducing Techniques for Clocked CMOS PLAs	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers