GLVLSI 2000 - PDF Preprint Papers

GLVLSI 2000 Great Lakes Symposium on VLSI

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed GLVLSI-2000 Paper

click to vote

GLVLSI
2000
IEEE

145views VLSI» more GLVLSI 2000»

CMOS system-on-a-chip voltage scaling beyond 50nm

13 years 8 months ago

Download www.ece.gatech.edu

† The limits on CMOS energy dissipation imposed by subthreshold leakage currents and by wiring capacitance are investigated for CMOS generations beyond 50nm at NTRS projected loc...

Azeez J. Bhavnagarwala, Blanca Austin, Ashok Kapoo...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	145	CMOS system-on-a-chip voltage scaling beyond 50nm	claim
2	145	Manhattan or non-Manhattan?: a study of alternative VLSI routing architectures	claim
3	116	Reducing bus transition activity by limited weight coding with codeword slimming	claim
4	113	A novel technique for sea of gates global routing	claim
5	110	A sensitivity based placer for standard cells	claim
6	109	Accuracy management for mixed-mode digital VLSI simulation	claim
7	109	Efficient algorithms for polygon to trapezoid decomposition and trapezoid corner stitching	claim
8	106	Low power and high performance design challenges in future technologies	claim
9	105	An evolutionary approach to timing driven FPGA placement	claim
10	104	A new technique for estimating lower bounds on latency for high level synthesis	claim
11	95	MCM placement using a realistic thermal model	claim
12	92	SPARTA: Simulation of Physics on a Real-Time Architecture	claim
13	90	Low power high speed analog-to-digital converter for wireless communications	claim
14	87	Speeding up symbolic model checking by accelerating dynamic variable reordering	claim
15	85	Fast and accurate estimation of floorplans in logic/high-level synthesis	claim
16	83	High-performance bidirectional repeaters	claim
17	83	Design and analysis of efficient application-specific on-line page replacement techniques	claim
18	83	Power estimation for a submicron CMOS inverter driving a CRC interconnect load	claim
19	83	Formal hardware verification by integrating HOL and MDG	claim
20	82	A comparative study of power efficient SRAM designs	claim
21	82	Transparent repeaters	claim
22	80	Efficient algorithms for acceptable design exploration	claim
23	75	A wave-pipelined router architecture using ternary associative memory	claim
24	74	Measuring routing congestion for multi-layer global routing	claim
25	69	Supporting system-level power exploration for DSP applications	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers