GLVLSI 2002 - PDF Preprint Papers

GLVLSI 2002 Great Lakes Symposium on VLSI

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed GLVLSI-2002 Paper

click to vote

GLVLSI
2002
IEEE

160views VLSI» more GLVLSI 2002»

Computing walsh, arithmetic, and reed-muller spectral decision diagrams using graph transformations

13 years 9 months ago

Download www.cerc.utexas.edu

Spectral techniques have found many applications in computeraided design, including synthesis, verification, and testing. Decision diagram representations permit spectral coeffici...

Whitney J. Townsend, Mitchell A. Thornton, Rolf Dr...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	160	Computing walsh, arithmetic, and reed-muller spectral decision diagrams using graph transformations	claim
2	136	Test generation for resistive opens in CMOS	claim
3	135	Low swing dual threshold voltage domino logic	claim
4	127	A new look at hardware maze routing	claim
5	123	Power and CAD considerations for the 1.75mbyte, 1.2ghz L2 cache on the alpha 21364 CPU	claim
6	122	A compact delay model for series-connected MOSFETs	claim
7	118	Novel interconnect modeling by using high-order compact finite difference methods	claim
8	109	Minimizing resources in a repeating schedule for a split-node data-flow graph	claim
9	108	Enhanced clustered voltage scaling for low power	claim
10	108	Protected IP-core test generation	claim
11	107	Multi-voltage low power convolvers using the polynomial residue number system	claim
12	106	A low power direct digital frequency synthesizer with 60 dBc spectral purity	claim
13	106	AQUASUN: adaptive window query processing in CAD applications for physical design and verification	claim
14	105	Board-level multiterminal net assignment	claim
15	103	Fast and accurate wire delay estimation for physical synthesis of large ASICs	claim
16	98	Minimizing concurrent test time in SoC's by balancing resource usage	claim
17	95	A decoupling method for analysis of coupled RLC interconnects	claim
18	95	Term ordering problem on MDG	claim
19	94	Properties of on-chip inductive current loops	claim
20	82	Reconfigurable repetitive padding unit	claim
21	80	Selective-run built-in self-test using an embedded processor	claim
22	73	An error simulation based approach to measure error coverage of formal properties	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers