GLVLSI 2003 - PDF Preprint Papers

GLVLSI 2003 Great Lakes Symposium on VLSI

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed GLVLSI-2003 Paper

click to vote

GLVLSI
2003
IEEE

324views VLSI» more GLVLSI 2003»

Coefficient-based parametric faults detection in analog circuits

13 years 9 months ago

Download www.cecs.uci.edu

Zhen Guo

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	324	Coefficient-based parametric faults detection in analog circuits	claim
2	310	54x54-bit radix-4 multiplier based on modified booth algorithm	claim
3	239	A novel 32-bit scalable multiplier architecture	claim
4	239	CMOS flash analog-to-digital converter for high speed and low voltage applications	claim
5	229	Design issues in low-voltage high-speed current-mode logic buffers	claim
6	225	Interconnected rings and oscillators as gigahertz clock distribution nets	claim
7	219	Buffer sizing for minimum energy-delay product by using an approximating polynomial	claim
8	202	System level design of real time face recognition architecture based on composite PCA	claim
9	195	A pipelined clock-delayed domino carry-lookahead adder	claim
10	194	Orthogonal code generator for 3G wireless transceivers	claim
11	194	RF CMOS circuit optimizing procedure and synthesis tool	claim
12	187	A 5-20 GHz, low power FPGA implemented by SiGe HBT BiCMOS technology	claim
13	186	A fast simulation approach for inductive effects of VLSI interconnects	claim
14	185	Shielding effect of on-chip interconnect inductance	claim
15	185	Noise tolerant low voltage XOR-XNOR for fast arithmetic	claim
16	180	A novel ultra-fast heuristic for VLSI CAD steiner trees	claim
17	180	3D direct vertical interconnect microprocessors test vehicle	claim
18	177	Congestion reduction in traditional and new routing architectures	claim
19	175	A custom FPGA for the simulation of gene regulatory networks	claim
20	173	40 MHz 0.25 um CMOS embedded 1T bit-line decoupled DRAM FIFO for mixed-signal applications	claim
21	171	Combining wire swapping and spacing for low-power deep-submicron buses	claim
22	167	New approach to CMOS current reference with very low temperature coefficient	claim
23	166	Exponential split accumulator for high-speed reduced area low-power direct digital frequency synthesizers	claim
24	161	TEM-cell and surface scan to identify the electromagnetic emission of integrated circuits	claim
25	157	Optimum wire sizing of RLC interconnect with repeaters	claim
26	153	FORCE: a fast and easy-to-implement variable-ordering heuristic	claim
27	152	Variable gain amplifier with offset cancellation	claim
28	152	Dynamic single-rail self-timed logic structures for power efficient synchronous pipelined designs	claim
29	152	A comprehensive high-level synthesis system for control-flow intensive behaviors	claim
30	151	Matrix datapath architecture for an iterative 4x4 MIMO noise whitening algorithm	claim
31	150	Repeater and current-sensing hybrid circuits for on-chip interconnects	claim
32	147	Clustering based acyclic multi-way partitioning	claim
33	146	A practical CAD technique for reducing power/ground noise in DSM circuits	claim
34	145	Using dynamic domino circuits in self-timed systems	claim
35	144	A hybrid adiabatic content addressable memory for ultra low-power applications	claim
36	141	Wirelength reduction by using diagonal wire	claim
37	140	Exploiting multiple functionality for nano-scale reconfigurable systems	claim
38	140	A dual band CMOS VCO with a balanced duty cycle buffer	claim
39	139	Bounding the efforts on congestion optimization for physical synthesis	claim
40	135	Constructing exact octagonal steiner minimal trees	claim
41	134	Modeling QCA for area minimization in logic synthesis	claim
42	134	Information storage capacity of crossbar switching networks	claim
43	132	Power-aware pipelined multiplier design based on 2-dimensional pipeline gating	claim
44	132	A highly regular multi-phase reseeding technique for scan-based BIST	claim
45	130	Mixing ATPG and property checking for testing HW/SW interfaces	claim
46	130	Zero overhead watermarking technique for FPGA designs	claim
47	129	A system-level methodology for fast multi-objective design space exploration	claim
48	125	MuTaTe: an efficient design for testability technique for multiplexor based circuits	claim
49	122	Cooling of integrated circuits using droplet-based microfluidics	claim
50	119	Simultaneous peak and average power minimization during datapath scheduling for DSP processors	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers