HOTI 2008 - PDF Preprint Papers

HOTI 2008 Symposium on High-Performance Interconnects

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed HOTI-2008 Paper

click to vote

HOTI
2008
IEEE

170views Distributed And Parallel Com...» more HOTI 2008»

Network Processing on an SPE Core in Cell Broadband Engine

13 years 11 months ago

Download www.hoti.org

Cell Broadband EngineTM is a multi-core system on a chip and is composed of a general-purpose Power Processing Element (PPE) and eight Synergistic Processing Elements (SPEs). Its ...

Yuji Kawamura, Takeshi Yamazaki, Hiroshi Kyusojin,...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	170	Network Processing on an SPE Core in Cell Broadband Engine	claim
2	152	A Network Fabric for Scalable Multiprocessor Systems	claim
3	152	Adaptive Routing Strategies for Modern High Performance Networks	claim
4	150	Low Power Passive Equalizer Design for Computer Memory Links	claim
5	149	OCDIMM: Scaling the DRAM Memory Wall Using WDM Based Optical Interconnects	claim
6	144	Constraint Repetition Inspection for Regular Expression on FPGA	claim
7	126	Design Exploration of Optical Interconnection Networks for Chip Multiprocessors	claim
8	118	An Efficient Hardware-Based Multi-hash Scheme for High Speed IP Lookup	claim
9	115	QsNetIII an Adaptively Routed Network for High Performance Computing	claim
10	110	Optical Interconnects for Present and Future High-Performance Computing Systems	claim
11	108	High-Speed, Short-Latency Multipath Ethernet Transport for Interconnections	claim
12	108	Backlog-Aware Crossbar Schedulers: A New Algorithm and its Efficient Hardware Implementation	claim
13	107	HPP Switch: A Novel High Performance Switch for HPC	claim
14	107	A Nanophotonic Interconnect for High-Performance Many-Core Computation	claim
15	106	A High-Speed Optical Multi-Drop Bus for Computer Interconnections	claim
16	106	Performance Analysis and Evaluation of PCIe 2.0 and Quad-Data Rate InfiniBand	claim
17	103	Coherency Hub Design for Multi-Node Victoria Falls Server Systems	claim
18	98	Evaluation of an Integrated PCI Express IO Expansion and Clustering Fabric	claim
19	95	Telecentric Optics for Free-Space Optical Link	claim
20	86	NoC with Near-Ideal Express Virtual Channels Using Global-Line Communication	claim
21	85	Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers