IEEEPACT 2008 - PDF Preprint Papers

IEEEPACT 2008 International Conference on Parallel Architectures and Compilation Techniques

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed IEEEPACT-2008 Paper

click to vote

IEEEPACT
2008
IEEE

192views Distributed And Parallel Com...» more IEEEPACT 2008»

Meeting points: using thread criticality to adapt multicore hardware to parallel regions

13 years 11 months ago

Download www.cs.rochester.edu

We present a novel mechanism, called meeting point thread characterization, to dynamically detect critical threads in a parallel region. We define the critical thread the one with...

Qiong Cai, José González, Ryan Rakvi...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	192	Meeting points: using thread criticality to adapt multicore hardware to parallel regions	claim
2	164	Distributed cooperative caching	claim
3	159	Characterizing and modeling the behavior of context switch misses	claim
4	148	Multitasking workload scheduling on flexible-core chip multiprocessors	claim
5	145	Mars: a MapReduce framework on graphics processors	claim
6	143	The PARSEC benchmark suite: characterization and architectural implications	claim
7	143	COMIC: a coherent shared memory interface for cell be	claim
8	142	Exploiting loop-dependent stream reuse for stream processors	claim
9	136	Feature selection and policy optimization for distributed instruction placement using reinforcement learning	claim
10	134	Edge-centric modulo scheduling for coarse-grained reconfigurable architectures	claim
11	126	A tuning framework for software-managed memory hierarchies	claim
12	126	Multi-mode energy management for multi-tier server clusters	claim
13	125	Adaptive insertion policies for managing shared caches	claim
14	121	Multi-optimization power management for chip multiprocessors	claim
15	119	Skewed redundancy	claim
16	111	Pangaea: a tightly-coupled IA32 heterogeneous chip multiprocessor	claim
17	111	Scalable and reliable communication for hardware transactional memory	claim
18	110	Improving support for locality and fine-grain sharing in chip multiprocessors	claim
19	106	Redundancy elimination revisited	claim
20	106	Leveraging on-chip networks for data cache migration in chip multiprocessors	claim
21	99	Visualizing potential parallelism in sequential programs	claim
22	98	Prediction models for multi-dimensional power-performance optimization on many cores	claim
23	82	Analysis and approximation of optimal co-scheduling on chip multiprocessors	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers