Sciweavers

Share
ISCAPDCS   2001
Wall of Fame | Most Viewed ISCAPDCS-2001 Paper
ISCAPDCS
2001
11 years 6 months ago
Performance Evaluation of a Non-Blocking Multithreaded Architecture for Embedded, Real-Time and DSP Applications
This paper presents the evaluation of a non-blocking, decoupled memory/execution, multithreaded architecture known as the Scheduled Dataflow (SDF). The major recent trend in digit...
Krishna M. Kavi, Joseph Arul, Roberto Giorgi
Disclaimer and Copyright Notice
Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.
IdReadViewsTitleStatus
1Download preprint from source166
2Download preprint from source166
3Download preprint from source147
4Download preprint from source147
5Download preprint from source139
6Download preprint from source127
7Download preprint from source112
8Download preprint from source110
9Download preprint from source110
10Download preprint from source108
11Download preprint from source101
12Download preprint from source100
13Download preprint from source97
14Download preprint from source95
15Download preprint from source92
books