ISPD 2010 - PDF Preprint Papers

ISPD 2010 International Symposium on Physical Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISPD-2010 Paper

click to vote

ISPD
2010
ACM

249views Hardware» more ISPD 2010»

A matching based decomposer for double patterning lithography

13 years 11 months ago

Download home.eng.iastate.edu

Double Patterning Lithography (DPL) is one of the few hopeful candidate solutions for the lithography for CMOS process beyond 45nm. DPL assigns the patterns less than a certain di...

Yue Xu, Chris Chu

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	249	A matching based decomposer for double patterning lithography	claim
2	244	Completing high-quality global routes	claim
3	224	An analytical placer for mixed-size 3D placement	claim
4	217	ITOP: integrating timing optimization within placement	claim
5	207	FOARS: FLUTE based obstacle-avoiding rectilinear steiner tree construction	claim
6	205	Total sensitivity based dfm optimization of standard library cells	claim
7	195	Density gradient minimization with coupling-constrained dummy fill for CMP control	claim
8	192	Going with the flow: bridging the gap between theory and practice in physical design	claim
9	185	Dummy fill optimization for enhanced manufacturability	claim
10	177	Skew management of NBTI impacted gated clock trees	claim
11	173	B-escape: a simultaneous escape routing algorithm based on boundary routing	claim
12	163	A statistical framework for designing on-chip thermal sensing infrastructure in nano-scale systems	claim
13	160	Physical synthesis of bus matrix for high bandwidth low power on-chip communications	claim
14	157	SafeChoice: a novel clustering algorithm for wirelength-driven placement	claim
15	156	Ultra-fast interconnect driven cell cloning for minimizing critical path delay	claim
16	155	Interconnect power and delay optimization by dynamic programming in gridded design rules	claim
17	147	Droplet-routing-aware module placement for cross-referencing biochips	claim
18	107	What makes a design difficult to route	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers