ISSS 1998 - PDF Preprint Papers

ISSS 1998 International Symposium on System Synthesis

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISSS-1998 Paper

click to vote

ISSS
1998
IEEE

219views Hardware» more ISSS 1998»

Issues in Embedded DRAM Development and Applications

13 years 8 months ago

Download www.cecs.uci.edu

After being niche markets for several years, application markets for one-chip integration of large DRAMs and logic circuits are growing very rapidly as the transition to 0.25

Doris Keitel-Schulz, Norbert Wehn

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	219	Issues in Embedded DRAM Development and Applications	claim
2	152	Code Generation for Compiled Bit-True Simulation of DSP Applications	claim
3	130	Communication and Interface Synthesis on a Rapid Prototyping Hardware/Software Codesign System	claim
4	129	Application-Specific Heterogeneous Multiprocessor Synthesis Using Differential-Evolution	claim
5	124	Data-Path Synthesis of VLIW Video Signal Processors	claim
6	120	Application of Instruction Analysis/Synthesis Tools to x86's Functional Unit Allocation	claim
7	117	HDL-Based Modeling of Embedded Processor Behavior for Retargetable Compilation	claim
8	107	Integrating Communication Protocol Selection with Partitioning in Hardware/Software Codesign	claim
9	104	Synchronization Detection for Multi-Process Hierarchical Synthesis	claim
10	103	False Path Analysis Based on a Hierarchical Control Representation	claim
11	96	Fine Grain Incremental Rescheduling Via Architectural Retiming	claim
12	87	Instruction Encoding Techniques for Area Minimization of Instruction ROM	claim
13	73	Resource Constrained Modulo Scheduling with Global Resource Sharing	claim
14	73	A Three-Step Approach to the Functional Partitioning of Large Behavioral Processes	claim
15	70	Interface Exploration for Reduced Power in Core-Based Systems	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers