ISVLSI 2005 - PDF Preprint Papers

ISVLSI 2005 IEEE Computer Society Annual Symposium on VLSI

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed ISVLSI-2005 Paper

click to vote

ISVLSI
2005
IEEE

169views VLSI» more ISVLSI 2005»

High Performance Array Processor for Video Decoding

13 years 10 months ago

Download www.cse.psu.edu

high NRE cost. Therefore, general purpose programmable processors using software to perform various functions become more attractive since programmability can simplify system devel...

J. Lee, Narayanan Vijaykrishnan, Mary Jane Irwin

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	169	High Performance Array Processor for Video Decoding	claim
2	157	Configurable Multiprocessors for High-Performance MPEG-4 Video Coding	claim
3	129	Reduction of Direct Tunneling Power Dissipation during Behavioral Synthesis of Nanometer CMOS Circuits	claim
4	126	Adaptive Power Management in Software Radios Using Resolution Adaptive Analog to Digital Converters	claim
5	124	Boost Logic: A High Speed Energy Recovery Circuit Family	claim
6	115	Quasi-Exact BDD Minimization Using Relaxed Best-First Search	claim
7	115	High Speed Max-Log-MAP Turbo SISO Decoder Implementation Using Branch Metric Normalization	claim
8	113	Balancing System Level Pipelines with Stage Voltage Scaling	claim
9	108	Analysis of a Mask-Based Nanowire Decoder	claim
10	102	Bi-Direction Synthesis for Reversible Circuits	claim
11	101	eWatch: Context Sensitive System Design Case Study	claim
12	100	A Comparative Study on Dicing of Multiple Project Wafers	claim
13	97	A High Performance Hybrid Wave-Pipelined Multiplier	claim
14	95	System Level Methodology for Programming CMP Based Multi-Threaded Network Processor Architectures	claim
15	80	Sensitivity Analysis of a Cluster-Based Interconnect Model for FPGAs	claim
16	69	Pipelined Memory Controllers for DSP Applications Handling Unpredictable Data Accesses	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers