Sciweavers

    PPL   2008
    Wall of Fame | Most Viewed PPL-2008 Paper
    PPL
    2008
    264views more  PPL 2008»
    A Performance Evaluation of the Nehalem Quad-Core Processor for Scientific Computing
    13 years 4 months ago
    A Performance Evaluation of the Nehalem Quad-Core Processor for Scientific Computing
    Download  www.ccs3.lanl.gov
    In this work we present an initial performance evaluation of Intel's latest, secondgeneration quad-core processor, Nehalem, and provide a comparison to first-generation AMD a...
    Kevin J. Barker, Kei Davis, Adolfy Hoisie, Darren ...
    claim paper
    Read More »
    Disclaimer and Copyright Notice
    Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.
    IdReadViewsTitleStatus
    1Download preprint from source264
    A Performance Evaluation of the Nehalem Quad-Core Processor for Scientific Computing
    claim
    2Download preprint from source185
    On Design and Application Mapping of a Network-on-Chip(NoC) Architecture
    claim
    3Download preprint from source144
    Rapid Prototyping of the Data-Driven Chip-Multiprocessor (d2-CMP) Using FPGAs
    claim
    4Download preprint from source140
    An Importance-Aware Architecture for Large-Scale Grid Information Services
    claim
    5Download preprint from source124
    Experimental Evaluation of BSP Programming Libraries
    claim
    6Download preprint from source117
    Operating Systems in silicon and the Dynamic Management of Resources in Many-Core Chips
    claim
    7Download preprint from source106
    On Implementing the Farm Skeleton
    claim
    8Download preprint from source101
    Skeletal Parallel Programming with OCamlP3l 2.0
    claim
    9Download preprint from source99
    A Modular Implementation of Data Structures in Bulk-Synchronous Parallel ML
    claim
    10Download preprint from source97
    The Impact of Dynamic Channels on Functional Topology Skeletons
    claim
    11Download preprint from source96
    A Hybrid Shared Memory Execution Model for a Data Parallel Language with I/O
    claim
    12Download preprint from source94
    Self-Stabilizing Graph Protocols
    claim
    13Download preprint from source88
    Evaluating Computational Costs while Handling Data and Control Parallelism
    claim
    14Download preprint from source88
    The Relaxed-Ring: a Fault-Tolerant Topology for Structured Overlay Networks
    claim
    15Download preprint from source85
    Hirondml: Fair Threads Migrations for Objective Caml
    claim
    16Download preprint from source82
    Automatic Mapping of Assist Applications Using Process Algebra
    claim
    17Download preprint from source77
    Integrating Remote Invocations with Asynchronism and Cooperative Multitasking
    claim
    18Download preprint from source75
    Modeling the Performance of Communication Schemes on Network Topologies
    claim
    19Download preprint from source63
    Using Hardware Multithreading to Overcome Broadcast/Reduction Latency in an Associative SIMD Processor
    claim
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.