SLIP 2005 - PDF Preprint Papers

SLIP 2005 International Workshop on System-Level Interconnect Prediction

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed SLIP-2005 Paper

click to vote

SLIP
2005
ACM

248views Computer Networks» more SLIP 2005»

A 3-D FPGA wire resource prediction model validated using a 3-D placement and routing tool

13 years 10 months ago

Download mtlweb.mit.edu

The interconnection architecture of FPGAs such as switches dominates performance of FPGAs. Three-dimensional integration of FPGAs overcomes interconnect limitations by allowing in...

Young-Su Kwon, Payam Lajevardi, Anantha P. Chandra...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	248	A 3-D FPGA wire resource prediction model validated using a 3-D placement and routing tool	claim
2	127	Predictions of CMOS compatible on-chip optical interconnect	claim
3	122	Interconnect and current density stress: an introduction to electromigration-aware design	claim
4	118	Congestion prediction in early stages	claim
5	113	Multilevel full-chip routing with testability and yield enhancement	claim
6	83	High-performance ULSI: the real limiter to interconnect scaling	claim
7	65	Prediction of delay time for future LSI using on-chip transmission line interconnects	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers