TIM   2010
Wall of Fame | Most Viewed TIM-2010 Paper
294views Education» more  TIM 2010»
10 years 29 days ago
Standby Leakage Power Reduction Technique for Nanoscale CMOS VLSI Systems
In this paper, a novel low-power design technique is proposed to minimize the standby leakage power in nanoscale CMOS very large scale integration (VLSI) systems by generating the ...
HeungJun Jeon, Yong-Bin Kim, Minsu Choi
Disclaimer and Copyright Notice
Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.
1Download preprint from source294
2Download preprint from source214
3Download preprint from source194
4Download preprint from source188
5Download preprint from source168
6Download preprint from source166
7Download preprint from source148
8Download preprint from source144
9Download preprint from source144
10Download preprint from source139
11Download preprint from source129
12Download preprint from source123
13Download preprint from source112
14Download preprint from source108
15Download preprint from source103
16Download preprint from source103
17Download preprint from source95
18Download preprint from source79
19Download preprint from source75