VLSID 2005 - PDF Preprint Papers

VLSID 2005 International Conference on VLSI Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed VLSID-2005 Paper

click to vote

VLSID
2005
IEEE

285views VLSI» more VLSID 2005»

Power Monitors: A Framework for System-Level Power Estimation Using Heterogeneous Power Models

14 years 4 months ago

Download esdat.ucsd.edu

Abstract--Power analysis early in the design cycle is critical for the design of lowpower systems. With the move to system-level specifications and design methodologies, there has ...

Nikhil Bansal, Kanishka Lahiri, Anand Raghunathan,...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	285	Power Monitors: A Framework for System-Level Power Estimation Using Heterogeneous Power Models	claim
2	255	Estimation of Switching Activity in Sequential Circuits Using Dynamic Bayesian Networks	claim
3	224	Accurate Stacking Effect Macro-Modeling of Leakage Power in Sub-100nm Circuits	claim
4	223	A New CMOS Current Conveyors Based Translinear Loop for Log-Domain Circuit Design	claim
5	170	A High-Efficiency, Dual-Mode, Dynamic, Buck-Boost Power Supply IC for Portable Applications	claim
6	167	A Methodology and Tooling Enabling Application Specific Processor Design	claim
7	158	Algorithmic Implementation of Low-Power High Performance FIR Filtering IP Cores	claim
8	157	Energy Efficient Hardware Synthesis of Polynomial Expressions	claim
9	153	Electromigration-Aware Physical Design of Integrated Circuits	claim
10	150	Multivariate Normal Distribution Based Statistical Timing Analysis Using Global Projection and Local Expansion	claim
11	149	ADOPT: An Approach to Activity Based Delay Optimization	claim
12	147	Memory-Centric Motion Estimator	claim
13	140	Variable Resizing for Area Improvement in Behavioral Synthesis	claim
14	140	A Novel Bus Encoding Scheme from Energy and Crosstalk Efficiency Perspective for AMBA Based Generic SoC Systems	claim
15	139	Variable Input Delay CMOS Logic for Low Power Design	claim
16	132	Influence of Leakage Reduction Techniques on Delay/Leakage Uncertainty	claim
17	131	Efficient Space/Time Compression to Reduce Test Data Volume and Testing Time for IP Cores	claim
18	129	A RISC Hardware Platform for Low Power Java	claim
19	128	On-Line Synthesis for Partially Reconfigurable FPGAs	claim
20	127	Formal Methods for Analyzing the Completeness of an Assertion Suite against a High-Level Fault Model	claim
21	126	Exact Analytical Equations for Predicting Nonlinear Phase Errors and Jitter in Ring Oscillators	claim
22	124	Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4-Bit Parallel Adder	claim
23	123	Variance Reduction in Monte Carlo Capacitance Extraction	claim
24	121	A Heuristic for Peak Power Constrained Design of Network-on-Chip (NoC) Based Multimode Systems	claim
25	121	Impact of Channel Engineering on Unity Gain Frequency and Noise-Figure in 90nm NMOS Transistor for RF Applications	claim
26	120	On Finding Consecutive Test Vectors in a Random Sequence for Energy-Aware BIST Design	claim
27	118	Battery Model for Embedded Systems	claim
28	117	On-Chip Voltage Regulator with Improved Transient Response	claim
29	116	A Quasi-Delay-Insensitive Method to Overcome Transistor Variation	claim
30	116	ESL - The Next Leadership Opportunity for India?	claim
31	114	Lithography Driven Layout Design	claim
32	108	Design of a Low Power Image Watermarking Encoder Using Dual Voltage and Frequency	claim
33	107	Design, Testing, and Applications of Digital Microfluidics-Based Biochips	claim
34	106	Moore's Law is Unconstitutional	claim
35	105	Placement and Routing for 3D-FPGAs Using Reinforcement Learning and Support Vector Machines	claim
36	102	Integrated On-Chip Storage Evaluation in ASIP Synthesis	claim
37	102	Rapid Embedded Hardware/Software System Generation	claim
38	100	Implementing LDPC Decoding on Network-on-Chip	claim
39	100	A Fast Buffered Routing Tree Construction Algorithm under Accurate Delay Model	claim
40	98	False Path and Clock Scheduling Based Yield-Aware Gate Sizing	claim
41	97	Q-PREZ: QBF Evaluation Using Partition, Resolution and Elimination with ZBDDs	claim
42	89	Power Optimization in Current Mode Circuits	claim
43	87	Synthesis of Asynchronous Circuits Using Early Data Validity	claim
44	86	A Nanosensor Array-Based VLSI Gas Discriminator	claim
45	82	Dual-Edge Triggered Static Pulsed Flip-Flops	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers