VLSID 2007 - PDF Preprint Papers

VLSID 2007 International Conference on VLSI Design

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed VLSID-2007 Paper

click to vote

VLSID
2007
IEEE

231views VLSI» more VLSID 2007»

AHIR: A Hardware Intermediate Representation for Hardware Generation from High-level Programs

14 years 4 months ago

Download www.it.iitb.ac.in

We present AHIR, an intermediate representation (IR), that acts as a transition layer between software compilation and hardware synthesis. Such a transition layer is intended to t...

Sameer D. Sahasrabuddhe, Hakim Raja, Kavi Arya, Ma...

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	231	AHIR: A Hardware Intermediate Representation for Hardware Generation from High-level Programs	claim
2	210	Dynamically Optimizing FPGA Applications by Monitoring Temperature and Workloads	claim
3	209	Simultaneous Power Fluctuation and Average Power Minimization during Nano-CMOS Behavioral Synthesis	claim
4	206	MAX: A Multi Objective Memory Architecture eXploration Framework for Embedded Systems-on-Chip	claim
5	160	Deep Submicron Technology: Opportunity or Dead End for Dynamic Circuit Techniques	claim
6	160	Spectral RTL Test Generation for Microprocessors	claim
7	154	Application Specific Datapath Extension with Distributed I/O Functional Units	claim
8	154	Model Based Test Generation for Microprocessor Architecture Validation	claim
9	153	Extracting Logic Circuit Structure from Conjunctive Normal Form Descriptions	claim
10	152	An Efficient Technique for Leakage Current Estimation in Sub 65nm Scaled CMOS Circuits Based on Loading Effect	claim
11	149	Efficient and Accurate Statistical Timing Analysis for Non-Linear Non-Gaussian Variability With Incremental Attributes	claim
12	146	Architecting Microprocessor Components in 3D Design Space	claim
13	142	Controllability-driven Power Virus Generation for Digital Circuits	claim
14	142	Novel Architectures for High-Speed and Low-Power 3-2, 4-2 and 5-2 Compressors	claim
15	133	On the Impact of Address Space Assignment on Performance in Systems-on-Chip	claim
16	131	Defect-Aware Synthesis of Droplet-Based Microfluidic Biochips	claim
17	131	Probabilistic Self-Adaptation of Nanoscale CMOS Circuits: Yield Maximization under Increased Intra-Die Variations	claim
18	131	A Placement Methodology for Robust Clocking	claim
19	130	Impact of NBTI on FPGAs	claim
20	130	Memory Architecture Exploration for Power-Efficient 2D-Discrete Wavelet Transform	claim
21	128	A Low Power Frequency Multiplication Technique for ZigBee Transciever	claim
22	127	Scalable techniques and tools for reliability analysis of large circuits	claim
23	126	An ECO Technique for Removing Crosstalk Violations in Clock Networks	claim
24	120	Statistical Leakage and Timing Optimization for Submicron Process Variation	claim
25	120	VLSI Architecture for Matrix Inversion using Modified Gram-Schmidt based QR Decomposition	claim
26	120	Interframe Bus Encoding Technique for Low Power Video Compression	claim
27	113	Scaling, Power and the Future of CMOS	claim
28	112	Synthesizing "Verification Aware" Models: Why and How?	claim
29	108	Soft Error Rate Analysis for Combinational Logic Using An Accurate Electrical Masking Model	claim
30	107	Ultra Low Voltage Operation with Bootstrap Scheme for Single Power Supply SOI-SRAM	claim
31	104	Customization of Register File Banking Architecture for Low Power	claim
32	104	STEFAL: A System Level Temperature- and Floorplan-Aware Leakage Power Estimator for SoCs	claim
33	103	Impact of Modern Process Technologies on the Electrical Parameters of Interconnects	claim
34	100	Hardware Efficient Piecewise Linear Branch Predictor	claim
35	99	Low Power Implementation for Minimum Norm Sorting and Block Upper Tri-angularization of Matrices used in MIMO Wireless Systems	claim
36	98	Power Reduction in VLIW Processor with Compiler Driven Bypass Network	claim
37	97	Efficient Microprocessor Verification using Antecedent Conditioned Slicing	claim
38	97	Embedded Support Vector Machine : Architectural Enhancements and Evaluation	claim
39	94	A Reduced Complexity Algorithm for Minimizing N-Detect Tests	claim
40	92	Floorplanning in Modern FPGAs	claim
41	91	Reusing Learned Information in SAT-based ATPG	claim
42	91	Creating a Culture of Innovation	claim
43	85	Metrics to Quantify Steady and Transient Gate Leakage in Nanoscale Transistors: NMOS vs. PMOS Perspective	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers