VLSISP 2002 - PDF Preprint Papers

VLSISP 2002

Teaser Browsing | Click Here

Title Browsing | Click Here

Wall of Fame | Most Viewed VLSISP-2002 Paper

click to vote

VLSISP
2002

199views more VLSISP 2002»

Evaluation of CORDIC Algorithms for FPGA Design

13 years 4 months ago

Download bwrc.eecs.berkeley.edu

Abstract. This paper presents a study of the suitability for FPGA design of full custom based CORDIC implementations. Since all these methods are based on redundant arithmetic, the...

Javier Valls, Martin Kuhlmann, Keshab K. Parhi

claim paper

Read More »

Disclaimer and Copyright Notice

Sciweavers respects the rights of all copyright holders and in this regard, authors are only allowed to share a link to their preprint paper on their own website. Every contribution is associated with a desciptive image. It is the sole responsibility of the authors to ensure that their posted image is not copyright infringing. This service is compliant with IEEE copyright.

Id	Views	Title	Status

1	199	Evaluation of CORDIC Algorithms for FPGA Design	claim
2	139	A Modified Minimum Classification Error (MCE) Training Algorithm for Dimensionality Reduction	claim
3	124	Agglomerative Learning Algorithms for General Fuzzy Min-Max Neural Network	claim
4	123	Monte Carlo Bayesian Signal Processing for Wireless Communications	claim
5	114	Image processing using cellular neural networks based on multi-valued and universal binary neurons	claim
6	114	Adaptive Interference Suppression for the Downlink of a Direct Sequence CDMA System with Long Spreading Sequences	claim
7	114	Multiuser Detection for Out-of-Cell Cochannel Interference Mitigation in the IS-95 Downlink	claim
8	112	Minimizing Buffer Requirements under Rate-Optimal Schedule in Regular Dataflow Networks	claim
9	103	A New Class of Efficient Block-Iterative Interference Cancellation Techniques for Digital Communication Receivers	claim
10	98	VLSI Implementation of the Multistage Detector for Next Generation Wideband CDMA Receivers	claim
11	93	Efficient VLSI Architectures for Multiuser Channel Estimation in Wireless Base-Station Receivers	claim
12	87	A 16-Bit by 16-Bit MAC Design Using Fast 5: 3 Compressor Cells	claim
13	83	Modulation and Coding for Noncoherent Communications	claim
14	79	PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators	claim
15	72	Second Order Nonstationary Source Separation	claim

Sciweavers

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers