Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

11

ASPDAC
1999
ACM

favoriteEmaildiscussreport

105views Hardware» more ASPDAC 1999»

Clock Period Minimization of Semi-Synchronous Circuits by Gate-Level Delay Insertion

13 years 8 months ago

Clock Period Minimization of Semi-Synchronous Circuits by Gate-Level Delay Insertion

Download www.lab.ss.titech.ac.jp

Tomoyuki Yoda, Atsushi Takahashi, Yoji Kajitani

Real-time Traffic

ASPDAC 1999 | Hardware |

claim paper

Related Content

» Raceconditionaware clock skew scheduling

Post Info
More Details (n/a)

Added	02 Aug 2010
Updated	02 Aug 2010
Type	Conference
Year	1999
Where	ASPDAC
Authors	Tomoyuki Yoda, Atsushi Takahashi, Yoji Kajitani

Comments (0)