Sciweavers

DAC
1998
ACM

Buffer Insertion for Noise and Delay Optimization

13 years 7 months ago
Buffer Insertion for Noise and Delay Optimization
Interconnect-driven optimization is an increasingly important step in high-performance design. Algorithms for buffer insertion have been successfully utilized to reduce delay in global interconnect paths; however, existing techniques only optimize delay and timing slack. With the continually increasing ratio of coupling capacitance to total capacitance and the use of aggressive dynamic logic circuit families, noise analysis and avoidance is becoming a major design bottleneck. Hence, timing and noise must be simultaneously optimized to achieve maximum performance. This paper presents comprehensive buffer insertion techniques for noise and delay optimization. Three algorithms are presented, the first for noise avoidance for single sink trees, the second for avoidance for multiple sink trees, and the last for simultaneous noise and delay optimization. We prove the optimality of each algorithm (under various assumptions) and present other theoretical results as well. We ran experiments on ...
Charles J. Alpert, Anirudh Devgan, Stephen T. Quay
Added 11 Aug 2010
Updated 11 Aug 2010
Type Conference
Year 1998
Where DAC
Authors Charles J. Alpert, Anirudh Devgan, Stephen T. Quay
Comments (0)