Sciweavers

FPGA
2008
ACM

FPGA interconnect design using logical effort

13 years 5 months ago
FPGA interconnect design using logical effort
Logical effort (LE) is a linear technique for modelling the delay of a circuit in a technology independent manner. It offers the potential to simplify delay models for FPGAs and gain more insight into how the parameters affect the result. In this paper, the LE model will be introduced and an application to FPGA interconnect driver sizing described. Simple closed form equations are given for delay, sensitivity of delay to driver size and optimal delay. The results are shown to closely agree with Spice simulations.
Haile Yu, Yuk Hei Chan, Philip Heng Wai Leong
Added 26 Oct 2010
Updated 26 Oct 2010
Type Conference
Year 2008
Where FPGA
Authors Haile Yu, Yuk Hei Chan, Philip Heng Wai Leong
Comments (0)