Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

6

DAC
2008
ACM

favoriteEmaildiscussreport

105views Computer Architecture» more DAC 2008»

FPGA area reduction by multi-output function based sequential resynthesis

14 years 5 months ago

FPGA area reduction by multi-output function based sequential resynthesis

Download www.ee.ucla.edu

Yu Hu, Victor Shih, Rupak Majumdar, Lei He

Real-time Traffic

DAC 2008 | Design Automation | FPGA Area Reduction |

claim paper

Post Info
More Details (n/a)

Added	12 Nov 2009
Updated	12 Nov 2009
Type	Conference
Year	2008
Where	DAC
Authors	Yu Hu, Victor Shih, Rupak Majumdar, Lei He

Comments (0)