Sciweavers

Share
CLEIEJ
2010

3D-Via Driven Partitioning for 3D VLSI Integrated Circuits

10 years 11 days ago
3D-Via Driven Partitioning for 3D VLSI Integrated Circuits
A 3D circuit is the stacking of regular 2D circuits. The advances on the fabrication and packaging technologies allowed interconnecting stacked 2D circuits by using 3D vias. However, 3D-vias can impose significant obstacles and constraints to the 3D placement problem. Most of the existing placement algorithms completely ignore this fact, but they do optimize the number of vias using a min-cut partitioning applied to a generic graph partitioning problem. This work proposes a new approach for I/O pads and cells partitioning addressing 3D-vias reduction and its impact on the 3D circuit design. The approach presents two distinct strategies: the first one is based on circuit structure analyses and the second one reducing the number of connections between non-adjacent tiers. The strategies outperformed a state-of-the-art hypergraph partitioner, hMetis [8] in the number of 3D-vias 19%, 17%, 12% and 16% using two, three, four and five tiers.
Sandro Sawicki, Gustavo Wilke, Marcelo O. Johann,
Added 01 Mar 2011
Updated 01 Mar 2011
Type Journal
Year 2010
Where CLEIEJ
Authors Sandro Sawicki, Gustavo Wilke, Marcelo O. Johann, Ricardo Reis
Comments (0)
books