Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

ISSS
2002
IEEE

favoriteEmaildiscussreport

139views Hardware» more ISSS 2002»

An Adaptive Low-Power Transmission Scheme for On-Chip Networks

13 years 9 months ago

An Adaptive Low-Power Transmission Scheme for On-Chip Networks

Download si2.epfl.ch

Paolo Ienne, Patrick Thiran, Giovanni De Micheli,

Real-time Traffic

Hardware | ISSS 2002 |

claim paper

Related Content

» Design of a Feasible OnChip Interconnection Network for a Chip Multiprocessor CMP

» ETAM Extended Transition Activity Measure for Low Power Address Bus Designs

» HighSpeed and LowPower Network Search Engine Using Adaptive BlockSelection Scheme

» A RateAdaptive MAC Protocol for LowPower UltraWide Band AdHoc Networks

» WiseMAC An Ultra Low Power MAC Protocol for Multihop Wireless Sensor Networks

» Versatile low power media access for wireless sensor networks

» Data Fragmentation Scheme in IEEE 802154 Wireless Sensor Networks

» Low power architecture for high speed packet classification

» Adaptive Radio Modes in Sensor Networks How Deep to Sleep

Post Info
More Details (n/a)

Added	15 Jul 2010
Updated	15 Jul 2010
Type	Conference
Year	2002
Where	ISSS
Authors	Paolo Ienne, Patrick Thiran, Giovanni De Micheli, Frederic Worm

Comments (0)