Sciweavers

Share
MASCOTS
2007

Adaptive Sampling for Efficient MPSoC Architecture Simulation

10 years 1 months ago
Adaptive Sampling for Efficient MPSoC Architecture Simulation
—Modern micro-architecture simulators are many orders of magnitude slower than the hardware they simulate. The use of multiprocessor architectures for supporting future mobile and embedded applications will exacerbate this slowness. In this paper, we focus on the usage of the sampling technique for simulation acceleration, in the case of design space exploration (DSE), considering MPSoC. Among the addressed issue is the formation of sampling intervals that are executed simultaneously by the different processors. We propose a technique that dynamically adjusts the size for simulation samples for multiprocessor activities overlaps. Experimental results show that with our method, the simulation can be speedup by a factor of up to 800 with a relatively small estimation error. Keywords : Simulation, MPSoC, Acceleration, Sampling.
Melhem Tawk, Khaled Z. Ibrahim, Smaïl Niar
Added 30 Oct 2010
Updated 30 Oct 2010
Type Conference
Year 2007
Where MASCOTS
Authors Melhem Tawk, Khaled Z. Ibrahim, Smaïl Niar
Comments (0)
books