Analog CMOS Circuits Implementing Neural Segmentation Model Based on Symmetric STDP Learning

We proposed a neural segmentation model that is suitable for implementation in analog VLSIs using conventional CMOS technology. The model consists of neural oscillators mutually couple through synaptic connections. The model performs segmentation in temporal domain, which is equivalent to segmentation according to the spike timing difference of each neuron. Thus, the learning is governed by symmetric spike-timing dependent plasticity (STDP). We numerically demonstrate basic operations of the proposed model as well as fundamental circuit operations using a simulation program with integrated circuit emphasis (SPICE).

• Type: Conference
• Year: 2007
• Where: ICONIP
• Authors: Gessyca Maria Tovar, Eric Shun Fukuda, Tetsuya Asai, Tetsuya Hirose, Yoshihito Amemiya
• Keywords: Conventional Cmos Technology, ICONIP 2007, Information Technology, Model Performs Segmentation, Neural Segmentation Model