Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

6

ASAP
2006
IEEE

favoriteEmaildiscussreport

150views Hardware» more ASAP 2006»

Architecture design of an H.264/AVC decoder for real-time FPGA implementation

13 years 6 months ago

Architecture design of an H.264/AVC decoder for real-time FPGA implementation

Download vada.skku.ac.kr

This paper discusses hardware development of a realtime H.264/AVC video decoder. Synthesis results are presented for example implementations of the inverse quantization, inverse transform, and deblocking filter stages. A hardware architecture is also proposed for FPGA implementations of a complete video decoder.

Thomas Warsaw, Marcin Lukowiak

Real-time Traffic

ASAP 2006 | Complete Video Decoder | H.264/AVC Video Decoder | Hardware | Video Decoder |

claim paper

Related Content

» Implementation of H264AVC decoder for mobile video applications

» Implementation of a CoarseGrained Reconfigurable Media Processor for AVC Decoder

» Real Time Vector Median Like Filter FPGA Design and Application to Color Image Filtering

» C based System Synthesis of RealTime Video Processing Systems targeting FPGA Implementatio...

» Design Tradeoffs and Hardware Architecture for RealTime Iterative MIMO Detection using Sph...

» Implementation of Four RealTime Software Defined Receivers and a SpaceTime Decoder using X...

» FPGA Architecture for RealTime Video Noise Estimation

» System level design of real time face recognition architecture based on composite PCA

» Design and Implementation of a SortFree KBest Sphere Decoder

Post Info
More Details (n/a)

Added	13 Oct 2010
Updated	13 Oct 2010
Type	Conference
Year	2006
Where	ASAP
Authors	Thomas Warsaw, Marcin Lukowiak

Comments (0)