Sciweavers

Share
ISSS
1999
IEEE

Automatic Architectural Synthesis of VLIW and EPIC Processors

9 years 2 months ago
Automatic Architectural Synthesis of VLIW and EPIC Processors
This paper describes a mechanism for automatic design and synthesis of very long instruction word (VLIW), and its generalization, explicitly parallel instruction computing rocessor architectures starting from an abstract specification of their desired functionality. The process of architecture design makes concrete decisions regarding the number and types of functional units, number of read/write ports on register files, the datapath interconnect, the instruction format, its decoding hardware, and the instruction unit datapath. The processor design is then automatically synthesized into a detailed RTL-level structural model in VHDL along with an estimate of its area. The system also generates the corresponding detailed machine description and instruction format description that can be used to retarget a compiler and an assembler respectively. All this is part of an overall design system, called Program-In-ChipOut (PICO), which has the ability to perform automatic exploration of the ar...
Shail Aditya, B. Ramakrishna Rau, Vinod Kathail
Added 04 Aug 2010
Updated 04 Aug 2010
Type Conference
Year 1999
Where ISSS
Authors Shail Aditya, B. Ramakrishna Rau, Vinod Kathail
Comments (0)
books