Automatic Generation of Fast Timed Simulation Models for Operating Systems in SoC Design

To enable fast and accurate evaluation of HW/SW implementation choices of on-chip communication, we present a method to automatically generate timed OS simulation models. The method generates the OS simulation models with the simulation environment as a virtual processor. Since the generated OS simulation models use final OS code, the presented method can mitigate the OS code equivalence problem. The generated model also simulates different types of processor exceptions. This approach provides two orders of magnitude higher simulation speedup compared to the simulation using instruction set simulators for SW simulation.

• Type: Conference
• Year: 2002
• Where: DATE
• Authors: Sungjoo Yoo, Gabriela Nicolescu, Lovic Gauthier, Ahmed Amine Jerraya
• Keywords: DATE 2002, Hardware, OS Code Equivalence, OS Simulation Models, Simulation Environment