Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

ISCAS
2006
IEEE

favoriteEmaildiscussreport

109views Hardware» more ISCAS 2006»

A bit-serial approximate min-sum LDPC decoder and FPGA implementation

13 years 10 months ago

A bit-serial approximate min-sum LDPC decoder and FPGA implementation

Download www.eecg.toronto.edu

Ahmad Darabiha, Anthony Chan Carusone, Frank R. Ks

Real-time Traffic

ISCAS 2006 |

claim paper

Related Content

» A Hardware Gaussian Noise Generator for Channel Code Evaluation

Post Info
More Details (n/a)

Added	12 Jun 2010
Updated	12 Jun 2010
Type	Conference
Year	2006
Where	ISCAS
Authors	Ahmad Darabiha, Anthony Chan Carusone, Frank R. Kschischang

Comments (0)