Sciweavers

Share
DATE
2009
IEEE

Bitstream relocation with local clock domains for partially reconfigurable FPGAs

9 years 6 months ago
Bitstream relocation with local clock domains for partially reconfigurable FPGAs
—Partial Reconfiguration (PR) of FPGAs presents many opportunities for application design flexibility, enabling tasks to dynamically swap in and out of the FPGA without entire system interruption. However, mapping a task to any available PR region (PRR) requires a unique partial bitstream for each PRR. This replication can introduce significant overheads in terms of bitstream storage and communication requirements. Previous research in partial bitstream relocation can alleviate these overheads by transforming a single partial bitstream to map to any available PRR. However, careful steps are necessary to ensure proper functionality of relocated partial bitstreams and may result in clock routing inefficiencies. These routing inefficiencies can be alleviated by using regional clock resources introduced in the Virtex-4 FPGAs to implement local clock domains. PRRs can internally drive local clock domains, enabling each PRR to vary its clock frequency with respect to a single global clock ...
Adam Flynn, Ann Gordon-Ross, Alan D. George
Added 20 May 2010
Updated 20 May 2010
Type Conference
Year 2009
Where DATE
Authors Adam Flynn, Ann Gordon-Ross, Alan D. George
Comments (0)
books