Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

5

ASPDAC
2010
ACM

favoriteEmaildiscussreport

107views Hardware» more ASPDAC 2010»

Buffered clock tree sizing for skew minimization under power and thermal budgets

13 years 2 months ago

Buffered clock tree sizing for skew minimization under power and thermal budgets

Download www.asp-dac.itri.org.tw

Krit Athikulwongse, Xin Zhao, Sung Kyu Lim

Real-time Traffic

ASPDAC 2010 | Hardware |

claim paper

Related Content

» Clock buffer and wire sizing using sequential programming

» Buffered clock tree synthesis for 3D ICs under thermal variations

» Statistical Analysis of Clock Skew Variation in HTree Structure

» Dynamic thermal clock skew compensation using tunable delay buffers

» Thermal resilient boundedskew clock tree optimization methodology

Post Info
More Details (n/a)

Added	10 Feb 2011
Updated	10 Feb 2011
Type	Journal
Year	2010
Where	ASPDAC
Authors	Krit Athikulwongse, Xin Zhao, Sung Kyu Lim

Comments (0)