Sciweavers

Share
IEEEPACT
2009
IEEE

Cache Sharing Management for Performance Fairness in Chip Multiprocessors

8 years 8 months ago
Cache Sharing Management for Performance Fairness in Chip Multiprocessors
Resource sharing can cause unfair and unpredictable performance of concurrently executing applications in Chip-Multiprocessors (CMP). The shared last-level cache is one of the most important shared resources because off-chip request latency may take a significant part of total execution cycles for data intensive applications. Instead of enforcing ideal performance fairness directly, prior work addressing fairness issue of cache sharing mainly focuses on the fairness metrics of cache miss numbers or miss rates. However, because of the variation of cache miss penalty, fairness on cache miss cannot guarantee ideal fairness. Cache sharing management which directly addresses ideal performance fairness is needed for CMP systems. This paper introduces a model to analyze the performance impact of cache sharing, and proposes a mechanism of cache sharing management to provide performance fairness for concurrently executing applications. The proposed mechanism monitors the actual penalty of all ...
Xing Zhou, Wenguang Chen, Weimin Zheng
Added 19 Feb 2011
Updated 19 Feb 2011
Type Journal
Year 2009
Where IEEEPACT
Authors Xing Zhou, Wenguang Chen, Weimin Zheng
Comments (0)
books