Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

5

ASPDAC
2010
ACM

favoriteEmaildiscussreport

109views Hardware» more ASPDAC 2010»

On-chip power network optimization with decoupling capacitors and controlled-ESRs

13 years 2 months ago

On-chip power network optimization with decoupling capacitors and controlled-ESRs

Download www.asp-dac.itri.org.tw

Wanping Zhang, Ling Zhang, Amirali Shayan Arani, W

Real-time Traffic

ASPDAC 2010 | Hardware |

claim paper

Related Content

» Efficient Distributed OnChip Decoupling Capacitors for Nanoscale ICs

» Fast Decap Allocation Algorithm For Robust OnChip Power Delivery

» Fast Decoupling Capacitor Budgeting for PowerGround Network Using Random Walk Approach

» Congestionaware power grid optimization for 3D circuits using MIM and CMOS decoupling capa...

» Partitioningbased approach to fast onchip decap budgeting and minimization

» Automatic package and board decoupling capacitor placement using genetic algorithms and MF...

» Offchip Decoupling Capacitor Allocation for Chip Package CoDesign

» An Active Decoupling Capacitance Circuit for Inductive Noise Suppression in Power Supply N...

» Active decap design considerations for optimal supply noise reduction

Post Info
More Details (n/a)

Added	10 Feb 2011
Updated	10 Feb 2011
Type	Journal
Year	2010
Where	ASPDAC
Authors	Wanping Zhang, Ling Zhang, Amirali Shayan Arani, Wenjian Yu, Xiang Hu, Zhi Zhu, A. Ege Engin, Chung-Kuan Cheng

Comments (0)