Sciweavers

Share
PATMOS
2005
Springer

Closed-Form Bounds for Interconnect-Aware Minimum-Delay Gate Sizing

12 years 11 months ago
Closed-Form Bounds for Interconnect-Aware Minimum-Delay Gate Sizing
Early circuit performance estimation and easy-to-apply methods for minimum-delay gate sizing are needed, in order to enhance circuit’s performance and to increase designers’ productivity. In this paper, we present a practical method to perform gate sizing, taking also into account the contribution of fixed wiring loads. Closed-form bounds are derived and a simple recursive procedure is developed that directly calculate the gate sizes required to achieve minimum delay. The designer, using the proposed method, can easily compare different implementations of the same circuit and explore the energy-delay design space, including in the analysis the effect of interconnect.
Giorgos Dimitrakopoulos, Dimitris Nikolos
Added 28 Jun 2010
Updated 28 Jun 2010
Type Conference
Year 2005
Where PATMOS
Authors Giorgos Dimitrakopoulos, Dimitris Nikolos
Comments (0)
books