Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

DAC
2006
ACM

favoriteEmaildiscussreport

113views Computer Architecture» more DAC 2006»

Communication latency aware low power NoC synthesis

14 years 5 months ago

Communication latency aware low power NoC synthesis

Download www.math.ucsd.edu

Yuanfang Hu, Yi Zhu, Hongyu Chen, Ronald L. Graham

Real-time Traffic

DAC 2006 | Design Automation | Power Noc Synthesis |

claim paper

Related Content

» Layout aware design of mesh based NoC architectures

» NoC with NearIdeal Express Virtual Channels Using GlobalLine Communication

» Architecture of a Dynamically Reconfigurable NoC for Adaptive Reconfigurable MPSoC

» A Hybrid AnalogDigital Routing Network for NoC Dynamic Routing

» On Design and Application Mapping of a NetworkonChipNoC Architecture

» A 46Tbitss 36GHz singlecycle NoC router with a novel switch allocator in 65nm CMOS

» Enhancing performance of networkonchip architectures with millimeterwave wireless intercon...

» Linear Programming based Techniques for Synthesis of NetworkonChip Architectures

» ThermalAware IP Virtualization and Placement for NetworksonChip Architecture

Post Info
More Details (n/a)

Added	13 Nov 2009
Updated	13 Nov 2009
Type	Conference
Year	2006
Where	DAC
Authors	Yuanfang Hu, Yi Zhu, Hongyu Chen, Ronald L. Graham, Chung-Kuan Cheng

Comments (0)