Sciweavers

Share
ITNG
2007
IEEE

On Design and Analysis of a Feasible Network-on-Chip (NoC) Architecture

9 years 11 months ago
On Design and Analysis of a Feasible Network-on-Chip (NoC) Architecture
In this paper, we present several enhanced network techniques which are appropriate for VLSI implementation and have reduced complexity, high throughput, and simple routing algorithm even if basic network problems such as deadlock and livelock, are considered. We develop a new packet definition to support different requirements in an MIMD message passing architecture and also verify its efficiency by comparing simulation results with various routing algorithms. Major contributions of this paper are the design of Network-on-Chip (NoC) architecture adopting a minimal adaptive routing algorithm with competitive performance and feasible design complexity, thus satisfying all the stated design goals. The proposed adaptive routing algorithm and NoC architecture offer nearly optimal performance. This can be shown by comparing with the nearoptimal worst-case throughput routing algorithm for 2Dmesh networks. By providing a uniform way of constructing such network architecture, its scalabilit...
Jun Ho Bahn, Seung Eun Lee, Nader Bagherzadeh
Added 06 Jun 2010
Updated 06 Jun 2010
Type Conference
Year 2007
Where ITNG
Authors Jun Ho Bahn, Seung Eun Lee, Nader Bagherzadeh
Comments (0)
books