Sciweavers

Share
DFT
2008
IEEE

Design and Evaluation of a Timestamp-Based Concurrent Error Detection Method (CED) in a Modern Microprocessor Controller

8 years 6 months ago
Design and Evaluation of a Timestamp-Based Concurrent Error Detection Method (CED) in a Modern Microprocessor Controller
This paper presents a concurrent error detection technique for the control logic of a modern microprocessor. Our method is based on execution time prediction for each instruction executing in the processor. To evaluate the proposed method, we use a superscalar, dynamically-scheduled, out-of-order, Alpha-like microprocessor, on which we execute SPEC2000 integer benchmarks and we consider the coverage and the detection latency for faults in the scheduler module of the microprocessor controller. Experimental results show, that through this method, a large percentage of control logic faults can be detected with low latency during normal operation of the processor.
Michail Maniatakos, Naghmeh Karimi, Yiorgos Makris
Added 19 Oct 2010
Updated 19 Oct 2010
Type Conference
Year 2008
Where DFT
Authors Michail Maniatakos, Naghmeh Karimi, Yiorgos Makris, Abhijit Jas, Chandra Tirumurti
Comments (0)
books