Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

8

VLSID
2005
IEEE

favoriteEmaildiscussreport

108views VLSI» more VLSID 2005»

Design of a Low Power Image Watermarking Encoder Using Dual Voltage and Frequency

14 years 4 months ago

Design of a Low Power Image Watermarking Encoder Using Dual Voltage and Frequency

Download www.cse.unt.edu

Saraju P. Mohanty, N. Ranganathan, K. Balakrishnan

Real-time Traffic

Computer Architecture | Image Watermarking Encoder | VLSID 2005 |

claim paper

Related Content

» FPGA Based Implementation of an InvisibleRobust Image Watermarking Encoder

» Adaptive system on a chip ASOC a backbone for poweraware signal processing cores

» 1V 7mW dualband fastlocked frequency synthesizer

» Dynamically Optimizing FPGA Applications by Monitoring Temperature and Workloads

» iPoint A PlatformIndependent Passive Information Kiosk for Cell Phones

Post Info
More Details (n/a)

Added	01 Dec 2009
Updated	01 Dec 2009
Type	Conference
Year	2005
Where	VLSID
Authors	Saraju P. Mohanty, N. Ranganathan, K. Balakrishnan

Comments (0)