Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

5

DATE
2009
IEEE

favoriteEmaildiscussreport

83views Hardware» more DATE 2009»

Design optimizations to improve placeability of partial reconfiguration modules

13 years 11 months ago

Design optimizations to improve placeability of partial reconfiguration modules

Download www.date-conference.com

Markus Koester, Wayne Luk, Jens Hagemeyer, Mario P

Real-time Traffic

DATE 2009 | Hardware |

claim paper

Related Content

» Dynamic Partial Reconfigurable FIR Filter Design

» Implementation of a FIR Filter on a Partial Reconfigurable Platform

» Floorplanning for Partial Reconfiguration in FPGAs

» Design Framework for Partial RunTime FPGA Reconfiguration

» The QualityEnergy Scalable OFDMA Modulation for Low Power Transmitter and VLIW Processor B...

» Automatic systemC design configuration for a faster evaluation of different partitioning a...

» A Double Precision Floating Point Multiplier Suitably Designed for FPGAs and ASICs

» Optimal Signaling for Single Transmit Antenna Selection with Erroneous Feedback

» Remote customization of systems code for embedded devices

Post Info
More Details (n/a)

Added	20 May 2010
Updated	20 May 2010
Type	Conference
Year	2009
Where	DATE
Authors	Markus Koester, Wayne Luk, Jens Hagemeyer, Mario Porrmann

Comments (0)