Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

9

ISSS
2002
IEEE

favoriteEmaildiscussreport

96views Hardware» more ISSS 2002»

A Design Space Exploration Framework for Reduced Bit-Width Instruction Set Architecture (rISA) Design

13 years 9 months ago

A Design Space Exploration Framework for Reduced Bit-Width Instruction Set Architecture (rISA) Design

Download www.ics.uci.edu

Alexandru Nicolau, Nikil D. Dutt, Aviral Shrivasta

Real-time Traffic

Hardware | ISSS 2002 |

claim paper

Related Content

» A Framework for the Design Space Exploration of SoftwareDefined Radio Applications

» Power Efficient Mediaprocessors Design Space Exploration

» Exploring the design space of LUTbased transparent accelerators

» An Evaluation Framework and Instruction Set Architecture for IonTrap Based Quantum MicroAr...

» A Framework for Design Space Exploration of Parameterized VLSI Systems

» Accelerating architectural exploration using canonical instruction segments

» A CompilerintheLoop framework to explore Horizontally Partitioned Cache architectures

» ipChinook an Integrated IPbased Design Framework for Distributed Embedded Systems

» A flexible code generation framework for the design of application specific programmable p...

Post Info
More Details (n/a)

Added	15 Jul 2010
Updated	15 Jul 2010
Type	Conference
Year	2002
Where	ISSS
Authors	Alexandru Nicolau, Nikil D. Dutt, Aviral Shrivastava, Partha Biswas, Ashok Halambi

Comments (0)