Sciweavers

Free Online Productivity Tools i2Speak i2Symbol i2OCR iTex2Img iWeb2Print iWeb2Shot i2Type iPdf2Split iPdf2Merge i2Bopomofo i2Arabic i2Style i2Image i2PDF iLatex2Rtf Sci2ools

10

ATAL
2006
Springer

favoriteEmaildiscussreport

105views Intelligent Agents» more ATAL 2006»

Designing agent chips

13 years 8 months ago

Designing agent chips

Download espace.uq.edu.au

We outline meta-encoding schemas for compiling nonmonotonic logic theories into Verilog HDL (Hardware Description Language) descriptions. These descriptions can be synthesized into gate level specifications for direct fabrication of silicon chips1 . The method is applied for designing agent chips incorporating similar features found in the BDI (Belief, Desire, and Intention) and Brooks' subsumption architectures. Categories and Subject Descriptors I.2 [Computing Methodologies]: Artificial Intelligence General Terms Agent architecture, Agent Chips Keywords agent programming languages

Insu Song, Guido Governatori

Real-time Traffic

Agent Chips | Agent Chips Keywords | ATAL 2006 | Intelligent Agents | Terms Agent Architecture |

claim paper

Related Content

» Computational Nanomechatronics A Pathway for Control and Manufacturing Nanorobots

» A network agent for diagnosis and analysis of realtime Ethernet networks

» An Experimental Chip to Evaluate Test Techniques Chip and Experiment Design

» Design of a Feasible OnChip Interconnection Network for a Chip Multiprocessor CMP

» OnChip Test Infrastructure Design for Optimal MultiSite Testing of System Chips

» ZeroEfficient Buffer Design for Reliable NetworkonChip in Tiled ChipMultiProcessor

» Highthroughput decoder for lowdensity paritycheck code

» JubiTool Unified design flow for the Perplexus SIMD hardware accelerator

» Pattern Classification in NoLimit Poker A HeadStart Evolutionary Approach

Post Info
More Details (n/a)

Added	20 Aug 2010
Updated	20 Aug 2010
Type	Conference
Year	2006
Where	ATAL
Authors	Insu Song, Guido Governatori

Comments (0)