A differential DAC architecture with variable common-mode level

13 years 9 months ago

Download www.es.isy.liu.se

A differential current-steering digital-to-analog converter (DAC) architecture allowing the common-mode level of the input signal to be varied is presented. Simulation results with models of different DAC nonlinearities indicate that the proposed architecture has a potential of improving the linearity of the converters.

K. Ola Andersson, N. U. Andersson, Mark Vesterback

Real-time Traffic

Common-mode Level | Hardware | Input Signal | ISCAS 2002 |

claim paper

» A ParallelSerial TradeOff Methodology for LookUp Table Based Decoders

» Yielddriven iterative robust circuit optimization algorithm

» Transistor Sizing Issues and Tool For MultiThreshold CMOS Technology

» Deep Store an Archival Storage System Architecture

» Simulation models for sidechannel information leaks

» Predicate learning and selective theory deduction for a difference logic solver

» Clock skew optimization via wiresizing for timing signoff covering all process corners

» A methodology to improve timing yield in the presence of process variations

Post Info
More Details (n/a)

Added	15 Jul 2010
Updated	15 Jul 2010
Type	Conference
Year	2002
Where	ISCAS
Authors	K. Ola Andersson, N. U. Andersson, Mark Vesterbacka, J. Jacob Wikner

Comments (0)

Sciweavers

A differential DAC architecture with variable common-mode level

Common-mode Level | Hardware | Input Signal | ISCAS 2002 |

Explore & Download

Productivity Tools

Document Tools

Image Tools

Sciweavers